main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 19d ago
viewers ltc324xt14: viewers · Ray 19d ago
ltc324xt14-etched.glb Publish 0.1.0 · Ray 19d ago
ltc324xt14-etched.step ltc324xt14: factory component page (tier=lcsc) · Ray 19d ago
ltc324xt14-hero.glb ltc324xt14: hero GLB from the etched model (keeps the MPN mark) · Ray 19d ago
ltc324xt14-hero.overlay.json Publish 0.1.0 · Ray 19d ago
ltc324xt14.glb Publish 0.1.0 · Ray 19d ago
ltc324xt14.kicad_mod Publish 0.1.0 · Ray 19d ago
ltc324xt14.kicad_sym Publish 0.1.0 · Ray 19d ago
ltc324xt14.lbr Publish 0.1.0 · Ray 19d ago
ltc324xt14.step Publish 0.1.0 · Ray 19d ago
package.json Publish 0.1.0 · Ray 19d ago
page.json Set visibility: public · Ray 19d ago
README.md Publish 0.1.0 · Ray 19d ago

LTC324XT14

Linearin · Operational Amplifier · TSSOP-14

LTC324XT14 from Linearin, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTA output Amplifier A output.
2 -INA input Amplifier A inverting input, voltage range (VS- - 0.1 V) to (VS+ + 0.1 V).
3 +INA input Amplifier A non-inverting input, same voltage range as -IN (VS- - 0.1 V to VS+ + 0.1 V).
4 +VS power_in Positive power supply, 1.8 V to 5.5 V operating range (10 V absolute maximum VS+ to VS-).
5 +INB input Amplifier B non-inverting input, same voltage range as -IN (VS- - 0.1 V to VS+ + 0.1 V).
6 -INB input Amplifier B inverting input, voltage range (VS- - 0.1 V) to (VS+ + 0.1 V).
7 OUTB output Amplifier B output.
8 OUTC output Amplifier C output.
9 -INC input Amplifier C inverting input, voltage range (VS- - 0.1 V) to (VS+ + 0.1 V).
10 +INC input Amplifier C non-inverting input, same voltage range as -IN (VS- - 0.1 V to VS+ + 0.1 V).
11 -VS power_in Negative power supply (ground in single-supply use).
12 +IND input Amplifier D non-inverting input, same voltage range as -IN (VS- - 0.1 V to VS+ + 0.1 V).
13 -IND input Amplifier D inverting input, voltage range (VS- - 0.1 V) to (VS+ + 0.1 V).
14 OUTD output Amplifier D output.

Key specifications

Parameter Value
Manufacturer Linearin
Package TSSOP-14
Category Operational Amplifier/Comparator
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input offset voltage VOS -3 0.7 3 mV 3
Offset voltage drift VOS TC 1 3.5 μV/℃ TA = −40 to +125 ℃ 3
Power supply rejection ratio PSRR 80 110 dB VS = 2.0 to 5.5 V, VCM < VS+ − 2V 3
Power supply rejection ratio PSRR 75 dB TA = −40 to +125 ℃ 3
Input bias current IB 5 50 pA 3
Input bias current IB 200 pA TA = −40 to +85 ℃ 3
Input bias current IB 2000 pA TA = −40 to +125 ℃ 3
Input offset current IOS 10 50 pA 3
Common-mode rejection ratio CMRR 70 83 dB VS = 5.5 V, VCM = −0.1 to 5.6 V 3
Common-mode rejection ratio CMRR 65 dB VCM = 0 to 5.3 V, TA = −40 to +125 ℃ 3
Common-mode rejection ratio CMRR 65 77 dB VS = 2.0 V, VCM = −0.1 to 2.1 V 3
Common-mode rejection ratio CMRR 60 dB VCM = 0 to 1.8 V, TA = −40 to +125 ℃ 3
Open-loop voltage gain AVOL 90 105 dB RL = 50 kΩ, VO = 0.05 to 3.5 V 3
Open-loop voltage gain AVOL 85 dB TA = −40 to +125 ℃ 3
Open-loop voltage gain AVOL 85 100 dB RL = 2 kΩ, VO = 0.15 to 3.5 V 3
Open-loop voltage gain AVOL 80 dB TA = −40 to +125 ℃ 3
Operating supply voltage VS 1.8 5.5 V 4
Quiescent current (per amplifier) IQ 85 120 μA 4
Quiescent current (per amplifier) IQ 150 μA TA = −40 to +125 ℃ 4
Operating temperature range TA -40 125 ℃ 4
Supply voltage VS+ to VS- 10 V 2
Signal input terminals: current -10 10 mA 2
Storage temperature range Tstg -65 150 ℃ 2
Junction temperature TJ 150 ℃ 2
Lead temperature range 260 ℃ Soldering 10 sec 2
ESD human body model (HBM) -5000 5000 V per MIL-STD-883J / Method 3015.9 2
ESD charged device model (CDM) -2000 2000 V per ESDA/JEDEC JS-002-2014 2
ESD machine model (MM) -250 250 V per JESD22-A115C 2
Package thermal resistance, junction-to-ambient θJA 112 ℃/W TSSOP-14L 4

CAD (KiCad official)

  • Symbol: LTC324XT14
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: ltc324xt14-etched.step / ltc324xt14-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ltc324xt14.step / ltc324xt14.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Linearin datasheet (19 pp, sha256 ae9437cca4b827dd, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF