main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers ltc2642cms-16-trpbf: viewers · Ray 8d ago
ltc2642cms-16-trpbf-etched.glb Publish 0.1.0 · Ray 8d ago
ltc2642cms-16-trpbf-etched.step ltc2642cms-16-trpbf: factory component page (tier=lcsc) · Ray 8d ago
ltc2642cms-16-trpbf-hero.glb ltc2642cms-16-trpbf: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
ltc2642cms-16-trpbf-hero.overlay.json Publish 0.1.0 · Ray 8d ago
ltc2642cms-16-trpbf.glb Publish 0.1.0 · Ray 8d ago
ltc2642cms-16-trpbf.kicad_mod Publish 0.1.0 · Ray 8d ago
ltc2642cms-16-trpbf.kicad_sym Publish 0.1.0 · Ray 8d ago
ltc2642cms-16-trpbf.lbr Publish 0.1.0 · Ray 8d ago
ltc2642cms-16-trpbf.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

LTC2642CMS-16#TRPBF

Analog Devices · Digital To Analog Converters (DAC) · MSOP-10

LTC2642CMS-16#TRPBF from Analog Devices, in a MSOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 REF input Reference voltage input; apply an external reference between 2V and VDD.
2 CS input Serial interface chip select/load input; when CS is low SCLK is enabled to shift in data on DIN, and when CS is taken high the 16-bit word is latched and the DAC is updated.
3 SCLK input Serial interface clock input, CMOS and TTL compatible.
4 DIN input Serial interface data input; data is transferred to the device on the rising edge of SCLK.
5 CLR input Asynchronous clear input; a logic low clears the DAC to midscale on the LTC2642.
6 VOUT output DAC output voltage; the unipolar output range is 0V to VREF.
7 INV passive Center tap of the internal scaling resistors; connect to an external amplifier's inverting input in bipolar mode.
8 RFB passive Feedback resistor; connect to an external amplifier's output in bipolar mode, giving a bipolar output range of -VREF to VREF.
9 VDD power_in Supply voltage, set between 2.7V and 5.5V.
10 GND power_in Circuit ground.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package MSOP-10
Category Data Acquisition
Pins 10

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Integral Nonlinearity (16-bit, LTC2642-16 column) INL -2 0.5 2 LSB 4
Differential Nonlinearity (16-bit, LTC2642-16 column) DNL -1 0.5 1 LSB 4
Gain Error (16-bit, LTC2642-16 column) GE -5 2 5 LSB l: over full operating temperature range 4
Bipolar Zero Offset Error (LTC2642-16) BZE -5 2 5 LSB l: over full operating temperature range 4
Zero Code Offset Error ZSE 2 LSB Code = 0; l 4
Power Supply Rejection PSR -1 1 LSB ΔVDD = ±10%; l 4
Bipolar Resistor Matching Ratio Error -0.015 0.015 % RFB/RINV; l; Note 7 4
Monotonicity 16 Bits l: over full operating temperature range 4
Reference Input Range VREF 2 V l; upper limit printed as VDD 4
Reference Input Resistance (bipolar mode, LTC2642) RREF 8.5 11.4 kΩ Bipolar Mode (LTC2642); l 4
Digital Input High Voltage VIH 2.4 V VCC = 3.6V to 5.5V; l 4
Digital Input High Voltage VIH 2 V VCC = 2.7V to 3.6V; l 4
Digital Input Low Voltage VIL 0.8 V VCC = 4.5V to 5.5V; l 5
Digital Input Low Voltage VIL 0.6 V VCC = 2.7V to 4.5V; l 5
Digital Input Current IIN -1 1 µA VIN = GND to VDD; l 5
Digital Input Capacitance CIN 3 10 pF l; Note 6 (guaranteed by design, not production tested) 5
Supply Voltage VDD 2.7 5.5 V l 5
Supply Current IDD 120 200 µA Digital Inputs = 0V or VDD; l 5
SCLK to CS/CLR/Data Setup Time: DIN Valid to SCLK Setup Time (t1) t1 10 ns l 5
DIN Valid to SCLK Hold Time (t2) t2 0 ns l 5
SCLK Pulse Width High (t3) t3 9 ns l 5
SCLK Pulse Width Low (t4) t4 9 ns l 5
CS Pulse High Width (t5) t5 10 ns l 5
LSB SCLK High to CS High (t6) t6 8 ns l 5
CS Low to SCLK High (t7) t7 8 ns l 5
CS High to SCLK Positive Edge (t8) t8 8 ns l 5
CLR Pulse Width Low (t9) t9 15 ns l 5
SCLK Frequency fSCLK 50 MHz 50% duty cycle; l 5
VDD to GND VDD -0.3 6 V 2
CS, SCLK, DIN, CLR to GND -0.3 V Max printed as (VDD + 0.3V) or 6V 2
REF, VOUT, INV to GND -0.3 V Max printed as (VDD + 0.3V) or 6V 2
RFB to INV -6 6 V 2
RFB to GND -6 6 V 2
Maximum Junction Temperature TJMAX 125 °C Note 2 2
Storage Temperature Range -65 150 °C 2
Operating Temperature Range (commercial) 0 70 °C LTC2642C 2
Thermal Resistance, junction to ambient (MS10 MSOP) θJA 120 °C/W MS package (10-lead MSOP) 2
DAC Output Resistance ROUT 6.2 kΩ Note 4 4
DAC Output Resistance tolerance (part-to-part) ROUT -20 20 % typical; Note 4 5
DAC Output Resistance tempco ROUT -50 50 ppm/°C typical (< ±50 ppm/°C) 15
Zero Code Offset Tempco ZSTC 0.05 ppm/°C 4
Gain Error Tempco GETC 0.1 ppm/°C 4
Bipolar Zero Tempco (LTC2642) BZSTC 0.1 ppm/°C 4
Reference Input Capacitance CIN(REF) 75 pF Code = 0000hex 4
Reference Input Capacitance CIN(REF) 120 pF Code = FFFFhex 4

CAD (KiCad official)

  • Symbol: LTC2642CMS-16#TRPBF
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: MSOP-10 (KiCad packages3D, STEP)
  • 3D model files: ltc2642cms-16-trpbf-etched.step / ltc2642cms-16-trpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ltc2642cms-16-trpbf.step / ltc2642cms-16-trpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (24 pp, sha256 beb9dfd8807aa419, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF