component
LTC2451ITS8#TRMPBF
Public Made by Adomby adom
Analog Devices Analog To Digital Converters (ADC), TSOT-23-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownLTC2451ITS8#TRMPBF
Analog Devices · Analog To Digital Converters (ADC) · TSOT-23-8
LTC2451ITS8#TRMPBF from Analog Devices, in a TSOT-23-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground; connect to a ground plane through a low impedance connection. |
| 2 | REF- | input | Differential reference negative input, which may be any value between GND and VCC as long as REF+ stays at least 2.5V more positive than REF-; the differential reference voltage (REF+ to REF-) sets the full-scale range. |
| 3 | REF+ | input | Differential reference positive input, which may be any value between GND and VCC and must remain at least 2.5V more positive than REF-; the differential reference voltage (REF+ to REF-) sets the full-scale range. |
| 4 | VCC | power_in | Positive supply voltage of 2.7V to 5.5V; bypass to GND (pin 1) with a 10µF capacitor in parallel with a low series inductance 0.1µF capacitor placed as close to the part as possible. |
| 5 | GND | power_in | Ground; connect to a ground plane through a low impedance connection. |
| 6 | IN | input | Analog input with a single-ended input range of VREF- to VREF+. |
| 7 | SCL | input | Serial clock input of the I2C interface; the LTC2451 acts only as a slave, data is shifted in on SCL rising edges and output on SCL falling edges. |
| 8 | SDA | bidirectional | Bidirectional I2C serial data line that is high impedance unless the part is in data output mode, when it becomes an open-drain pull-down requiring an external 1.7k pull-up resistor to VCC. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | TSOT-23-8 |
| Category | Data Acquisition |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage | VCC | 2.7 | 5.5 | V | 3 | ||
| Supply Current Conversion | ICC | 400 | 700 | µA | 3 | ||
| Supply Current Sleep | ICC | 0.2 | 0.5 | µA | 3 | ||
| Operating Temperature Range (LTC2451I) | TA | -40 | 85 | °C | 2 | ||
| Storage Temperature Range | TSTG | -65 | 150 | °C | 2 | ||
| Supply Voltage (absolute maximum) | VCC | -0.3 | 6 | V | 2 | ||
| Maximum Junction Temperature | TJMAX | 125 | °C | C/I grade | 2 | ||
| Thermal Resistance Junction-to-Ambient | θJA | 140 | °C/W | TS8 (TSOT-23) package, C/I grade | 2 | ||
| Resolution (No Missing Codes) | 16 | Bits | 2 | ||||
| Integral Nonlinearity | INL | 2 | 10 | LSB | 2 | ||
| Offset Error 30Hz Mode | VOS | 0.08 | 0.5 | mV | 30Hz Mode | 2 | |
| Offset Error 60Hz Mode | VOS | 0.5 | 2 | mV | 60Hz Mode | 2 | |
| Gain Error | 0.01 | 0.02 | % of FS | 2 | |||
| Power Supply Rejection DC 30Hz Mode | 80 | dB | 2 | ||||
| Power Supply Rejection DC 60Hz Mode | 80 | dB | 2 | ||||
| Conversion Time 30Hz Mode | tCONV | 26 | 33.2 | 46 | ms | 30Hz Mode | 3 |
| Conversion Time 60Hz Mode | tCONV | 13 | 16.6 | 23 | ms | 60Hz Mode | 3 |
| SCL Clock Frequency | fSCL | 0 | 400 | kHz | 3 | ||
| Hold Time (Repeated) START Condition | tHD(SDA) | 0.6 | µs | 3 | |||
| LOW Period of the SCL Pin | tLOW | 1.3 | µs | 3 | |||
| HIGH Period of the SCL Pin | tHIGH | 0.6 | µs | 3 | |||
| Set-Up Time for a Repeated START Condition | tSU(STA) | 0.6 | µs | 3 | |||
| Data Hold Time | tHD(DAT) | 0 | 0.9 | µs | 3 | ||
| Data Set-Up Time | tSU(DAT) | 100 | ns | 3 | |||
| Rise Time for SDA/SCL Signals | tr | 300 | ns | 3 | |||
| Fall Time for SDA/SCL Signals | tf | 300 | ns | 3 | |||
| Set-Up Time for STOP Condition | tSU(STO) | 0.6 | µs | 3 | |||
| Bus Free Time Between a STOP and START Condition | tBUF | 1.3 | µs | 3 | |||
| High Level Output Voltage Low (SDA) | VOL | 0.4 | V | I = 3mA | 3 | ||
| Input Leakage | IIN | -1 | 1 | µA | 0.1VCC ≤ VIN ≤ 0.9VCC | 3 | |
| Capacitance for Each I/O Pin | CI | 10 | pF | 3 | |||
| Capacitance Load for Each Bus Line | CB | 400 | pF | 3 | |||
| IN DC Leakage Current | IDC_LEAK(VIN) | -10 | 1 | 10 | nA | VIN = GND (Note 8) | 3 |
| REF+, REF- DC Leakage Current | IDC_LEAK(REF+, REF-) | -10 | 1 | 10 | nA | VREF = 5V (Note 8) | 3 |
| Output Fall Time | tOF | 250 | ns | VIH(MIN) to VIL(MAX), bus load CB 10pF to 400pF (Note 6) | 4 | ||
| Input Spike Suppression | tSP | 50 | ns | 4 |
CAD (KiCad official)
- Symbol:
LTC2451ITS8#TRMPBF - Footprint:
Package_TO_SOT_SMD:TSOT-23-8 - 3D model: TSOT-23-8 (KiCad packages3D, STEP)
- 3D model files:
ltc2451its8-trmpbf-etched.step/ltc2451its8-trmpbf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ltc2451its8-trmpbf.step/ltc2451its8-trmpbf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (20 pp, sha256
5e3eba71951e62a0, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).