Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LTC1050CS8#PBF

Analog Devices · Precision OpAmps · SO-8

LTC1050CS8#PBF from Analog Devices, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected Not connected internally.
2 -IN input Inverting input of the zero-drift op amp.
3 +IN input Non-inverting input; common mode range includes ground (V- to 2.7V CMRR test range at VS = ±5V).
4 V- power_in Negative supply (total supply V+ to V- limited to 18V absolute maximum; ground in single-supply use).
5 EXT CLOCK INPUT bidirectional Optional external clock input (internal oscillator output through 2k, 4x the sampling frequency of about 2.5kHz); leave floating when unused and avoid capacitive loading.
6 OUT output Amplifier output, swings to ground, with indefinite short-circuit duration.
7 V+ power_in Positive supply (single-supply operation 4.75V to 16V total).
8 NC unconnected Not connected internally.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SO-8
Category Operational Amplifier/Comparator
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Offset Voltage VOS -5 0.5 5 µV VS=±5V, TA=25°C (Note 3) 3
Average Input Offset Drift -0.05 0.01 0.05 µV/°C Over full operating temperature range (Note 3) 3
Input Offset Current IOS -125 20 125 pA TA=25°C (Note 5) 3
Input Offset Current over temperature IOS -200 200 pA Over full operating temperature range (Note 5) 3
Input Bias Current IB -75 10 75 pA TA=25°C (Note 5) 3
Input Bias Current over temperature IB -150 150 pA Over full operating temperature range (Note 5) 3
Common Mode Rejection Ratio CMRR 114 130 dB VCM = V- to 2.7V 3
Common Mode Rejection Ratio over temperature CMRR 110 dB VCM = V- to 2.7V, LTC1050M/C, over full operating temperature range 3
Power Supply Rejection Ratio PSRR 120 140 dB VS=±2.375V to ±8V, LTC1050M/C, over full operating temperature range 3
Large-Signal Voltage Gain AVOL 120 160 dB RL=10k, VOUT=±4V, over full operating temperature range 3
Maximum Output Voltage Swing VOUT 4.7 4.85 V RL=10k, over full operating temperature range, printed ± 3
Maximum Output Voltage Swing VOUT 4.95 V RL=100k, printed ± 3
Supply Current IS 1 1.5 mA No Load 3
Supply Current over temperature IS 2.3 mA No Load, over full operating temperature range 3
Long Term Offset Voltage Drift 50 nV/√Mo 3
Input Noise Voltage 0.1Hz to 10Hz 1.6 µVP-P RS=100Ω, 0.1Hz to 10Hz (Note 6) 3
Input Noise Voltage DC to 1Hz 0.6 µVP-P RS=100Ω, DC to 1Hz 3
Input Noise Current 1.8 fA/√Hz f=10Hz (Note 4) 3
Slew Rate SR 4 V/µs RL=10k, CL=50pF 3
Gain Bandwidth Product GBW 2.5 MHz 3
Internal Sampling Frequency fS 2.5 kHz 3
Total Supply Voltage (V+ to V-) 18 V 2
Storage Temperature Range -65 150 °C 2
Lead Temperature (Soldering, 10 sec) 300 °C 2
Operating Temperature Range -40 85 °C LTC1050C 2
Single Supply Operation 4.75 16 V 1
Maximum Junction Temperature TJMAX 150 °C S8 package 2
Thermal Resistance Junction to Ambient θJA 150 °C/W S8 package 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper Connectors, switches, relay contacts, sockets, resistors, solder and even copper wire are all candidates for thermal 6

CAD (KiCad official)

  • Symbol: LTC1050CS8#PBF
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: ltc1050cs8-pbf-etched.step / ltc1050cs8-pbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ltc1050cs8-pbf.step / ltc1050cs8-pbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (16 pp, sha256 0a504efb97b560e2, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF