component

LT8610ABEMSE#TRPBF

Public Made by Adom

by adom

Analog Devices DC-DC Converters, MSOP-16-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)lt8610abemse#trpbffactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
lt8610abemse-trpbf / README.md
History Download
Ray Publish 0.1.0 4813778 17d ago

LT8610ABEMSE#TRPBF

Analog Devices · DC-DC Converters · MSOP-16-EP

LT8610ABEMSE#TRPBF from Analog Devices, in a MSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SYNC input External clock synchronization input: ground it for low-ripple Burst Mode at low loads, apply a DC voltage of 3V or higher or tie to INTVCC for pulse-skipping mode, and do not float it.
2 TR/SS bidirectional Output tracking and soft-start pin: below 0.97V it forces FB to follow TR/SS, an internal 2.2µA pull-up from INTVCC sets the ramp rate, and an internal 230Ω MOSFET pulls it to ground during shutdown and faults.
3 RT passive A resistor tied between RT and ground sets the switching frequency.
4 EN/UV input The regulator is shut down when this pin is low and active when high, with a hysteretic threshold of 1.00V rising and 0.96V falling; tie to VIN if the shutdown feature is not used.
5 VIN power_in Supplies the internal circuitry and the internal top-side power switch; pins 5 and 6 must be tied together and locally bypassed.
6 VIN power_in Supplies the internal circuitry and the internal top-side power switch; must be tied together with pin 5 and locally bypassed.
7 NC unconnected No connect; this pin is not connected to internal circuitry.
8 GND power_in Ground return for the internal bottom-side switch; must be tied together with the other GND pins and the exposed pad.
9 SW output Output of the internal power switches; pins 9, 10 and 11 must be tied together and connected to the inductor and boost capacitor with a small node on the PCB.
10 SW output Output of the internal power switches; must be tied together with pins 9 and 11 and connected to the inductor and boost capacitor.
11 SW output Output of the internal power switches; must be tied together with pins 9 and 10 and connected to the inductor and boost capacitor.
12 BST passive Provides a drive voltage higher than the input voltage to the top-side power switch; place a 0.1µF boost capacitor as close as possible to the IC.
13 INTVCC power_out Internal 3.4V regulator bypass pin with 20mA maximum output current; do not load it externally and decouple it to power ground with at least a 1µF low-ESR ceramic capacitor placed close to the IC.
14 BIAS power_in Supplies the internal regulator from BIAS instead of VIN when tied above 3.1V; for outputs of 3.3V and above tie it to VOUT, otherwise use a 1µF local bypass capacitor.
15 PG output Open-drain power-good output that stays low until FB is within ±9% of the regulation voltage with no fault conditions, and is valid when VIN is above 3.4V regardless of EN/UV.
16 FB input Feedback input for the adjustable LT8610A/LT8610AB, regulated to 0.970V; connect the resistor divider tap here and a 4.7pF to 10pF phase-lead capacitor from FB to VOUT.
17 GND power_in Exposed pad is ground and must be soldered to the PCB to lower thermal resistance and be tied to the input capacitor's negative terminal close to the GND pin.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package MSOP-16-EP
Category Power Management (PMIC)
Pins 17

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Minimum Input Voltage 2.9 3.4 V Note 4: for fixed-output versions minimum input is limited by output voltage 3
VIN Quiescent Current 1 3 µA VEN/UV = 0V, 25°C 3
VIN Quiescent Current 1 8 µA VEN/UV = 0V, full operating temperature range 3
VIN Quiescent Current (not switching, VSYNC = 0V) 1.7 4 µA VEN/UV = 2V, Not Switching, VSYNC = 0V, 25°C 3
VIN Quiescent Current (not switching, VSYNC = 0V) 1.7 10 µA VEN/UV = 2V, Not Switching, VSYNC = 0V, full operating temperature range 3
VIN Quiescent Current (pulse-skipping, VSYNC = 2V) 0.26 0.5 mA VEN/UV = 2V, Not Switching, VSYNC = 2V 3
VIN Current in Regulation (LT8610AB) 24 50 µA VOUT = 0.97V, VIN = 6V, Output Load = 100µA (LT8610AB) 3
VIN Current in Regulation (LT8610AB) 210 350 µA VOUT = 0.97V, VIN = 6V, Output Load = 1mA (LT8610AB) 3
Feedback Reference Voltage (LT8610AB) 0.964 0.97 0.976 V VIN = 6V, ILOAD = 0.5A, 25°C 3
Feedback Reference Voltage (LT8610AB) 0.958 0.97 0.982 V VIN = 6V, ILOAD = 0.5A, full operating temperature range 3
Feedback Voltage Line Regulation (LT8610AB) 0.004 0.02 %/V VIN = 4V to 42V, ILOAD = 1A, full operating temperature range 3
Feedback Pin Input Current (LT8610AB) -20 20 nA VFB = 1V 3
INTVCC Voltage 3.23 3.25 3.4 V ILOAD = 0mA, VBIAS = 0V 4
INTVCC Voltage 3.29 3.35 3.57 V ILOAD = 0mA, VBIAS = 3.3V 4
INTVCC Undervoltage Lockout 2.5 2.6 2.7 V 4
BIAS Pin Current Consumption 9 mA VBIAS = 3.3V, ILOAD = 1A, 2MHz 4
Minimum On-Time 15 30 45 ns ILOAD = 1A, SYNC = 0V, full operating temperature range 4
Minimum Off-Time 95 125 ns 4
Oscillator Frequency 180 210 240 kHz RT = 221k, ILOAD = 1A, full operating temperature range 4
Oscillator Frequency 665 700 735 kHz RT = 60.4k, ILOAD = 1A, full operating temperature range 4
Oscillator Frequency 1.85 2 2.15 MHz RT = 18.2k, ILOAD = 1A, full operating temperature range 4
Top Power NMOS On-Resistance 120 mΩ ISW = 1A 4
Top Power NMOS Current Limit (LT8610AB) 5 6.7 8 A full operating temperature range 4
Bottom Power NMOS On-Resistance 65 mΩ VINTVCC = 3.4V, ISW = 1A 4
Bottom Power NMOS Current Limit 3.4 4.3 5.4 A VINTVCC = 3.4V 4
SW Leakage Current -1.5 1.5 µA VIN = 42V, VSW = 0V, 42V 4
EN/UV Pin Threshold (rising) 0.94 1 1.06 V EN/UV Rising, full operating temperature range 4
EN/UV Pin Hysteresis 40 mV 4
EN/UV Pin Current -20 20 nA VEN/UV = 2V 4
PG Upper Threshold Offset from VFB 6 9 12 % VFB Falling, full operating temperature range 4
PG Lower Threshold Offset from VFB -12 -9 -6 % VFB Rising, full operating temperature range 4
PG Hysteresis 1.3 % 4
PG Leakage -40 40 nA VPG = 3.3V 4
PG Pull-Down Resistance 680 2000 Ω VPG = 0.1V, full operating temperature range 4
SYNC Threshold (falling) 0.8 1.1 1.4 V SYNC Falling 4
SYNC Threshold (rising) 1.6 2 2.4 V SYNC Rising 4
SYNC Pin Current -40 40 nA VSYNC = 6V 4
TR/SS Source Current 1 2 3.2 µA full operating temperature range 4
TR/SS Pull-Down Resistance 230 Ω Fault Condition, TR/SS = 0.1V 4
Minimum Input Voltage (absolute max rows: VIN, EN/UV, PG) 42 V VIN, EN/UV, PG 2
BST Pin Above SW Pin 4 V 2
FB, TR/SS, RT, INTVCC 4 V 2
VOUT, SYNC Voltage 6 V 2
Operating Junction Temperature Range (LT8610ABE) -40 125 °C E grade (LT8610ABEMSE); Note 2 2
Storage Temperature Range -65 150 °C 2
Thermal Resistance Junction-to-Ambient (θJA) θJA 40 °C/W MSE package, 16-lead plastic MSOP 2
Thermal Resistance Junction-to-Case (Exposed Pad) (θJC(PAD)) θJC(PAD) 10 °C/W MSE package, 16-lead plastic MSOP 2

CAD (KiCad official)

  • Symbol: LT8610ABEMSE#TRPBF
  • Footprint: Package_SO:MSOP-16-1EP_3x4.039mm_P0.5mm_EP1.651x2.845mm
  • 3D model: MSOP-16-EP (KiCad packages3D, STEP)
  • 3D model files: lt8610abemse-trpbf-etched.step / lt8610abemse-trpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lt8610abemse-trpbf.step / lt8610abemse-trpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (26 pp, sha256 fcd80cdd7204bc8c, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF