component
LT8362EDD#TRPBF
Public Made by Adomby adom
Analog Devices DC-DC Converters, TDFN-10-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownLT8362EDD#TRPBF
Analog Devices · DC-DC Converters · TDFN-10-EP(3x3)
LT8362EDD#TRPBF from Analog Devices, in a TDFN-10-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | EN/UVLO | input | Shutdown and undervoltage detect pin with a 1.6V falling threshold (1.68V rising, 80mV hysteresis); below 0.2V VIN current drops below 1µA, and it may be tied directly to VIN. |
| 2 | VIN | power_in | Input supply, 2.8V to 60V operating range, which must be locally bypassed close to the pin. |
| 3 | INTVCC | power_out | Regulated 3.2V supply for internal loads that must be bypassed with a 1µF low-ESR ceramic capacitor to GND, with no additional loading allowed and no external driving. |
| 4 | BIAS | power_in | Second input supply for powering INTVCC when 4.4V ≤ BIAS ≤ VIN to improve efficiency (40V absolute maximum); tie to GND if unused. |
| 5 | VC | passive | Error amplifier output pin to which the external compensation network is tied. |
| 6 | FBX | input | Feedback pin for positive (1.6V regulation) or negative (-0.8V regulation) outputs, connected to a resistor divider from the output to GND, which also reduces switching frequency when near 0V at start-up and fault. |
| 7 | RT | passive | A resistor from this pin to GND programs the switching frequency between 300kHz and 2MHz. |
| 8 | SS | passive | Soft-start pin where a capacitor to GND sets the inductor current ramp rate at start-up with 2µA charge current, discharged by an internal 220Ω MOSFET during shutdown or fault. |
| 9 | SYNC/MODE | input | Selects Burst (GND or <0.14V), Burst/SSFM (100k to GND), Pulse-skip (float), Pulse-skip/SSFM (INTVCC or >1.7V) or synchronizes to an external clock. |
| 10 | SW | passive | Output of the internal 2A, 60V power switch, whose connected metal trace area should be minimized to reduce EMI. |
| 11 | PGND, GND | power_in | Exposed pad serving as power ground and signal ground that must be soldered to a continuous copper ground plane for heat removal. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | TDFN-10-EP(3x3) |
| Category | Power Management ICs |
| Pins | 11 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VIN Operating Voltage Range | 2.8 | 60 | V | 3 | |||
| VIN Quiescent Current at Shutdown | 1 | 15 | µA | VEN/UVLO = 0.2V; l = full operating temperature range | 3 | ||
| VIN Quiescent Current at Shutdown | 2 | 25 | µA | VEN/UVLO = 1.5V; l = full operating temperature range | 3 | ||
| VIN Quiescent Current Sleep Mode (Not Switching) | 9 | 30 | µA | SYNC = 0V; l = full operating temperature range | 3 | ||
| VIN Quiescent Current Active Mode (Not Switching) | 1200 | 1850 | µA | SYNC = 0V or INTVCC, BIAS = 0V; l = full operating temperature range | 3 | ||
| VIN Quiescent Current Active Mode (Not Switching) | 22 | 65 | µA | SYNC = 0V or INTVCC, BIAS = 5V; l = full operating temperature range | 3 | ||
| BIAS Threshold Rising, BIAS Can Supply INTVCC | 4.4 | 4.65 | V | 3 | |||
| BIAS Threshold Falling, BIAS Cannot Supply INTVCC | 4 | 4.25 | V | 3 | |||
| FBX Regulation Voltage | 1.568 | 1.6 | 1.636 | V | FBX > 0V; l = full operating temperature range | 3 | |
| FBX Regulation Voltage | -0.822 | -0.8 | -0.78 | V | FBX < 0V; l = full operating temperature range | 3 | |
| FBX Line Regulation | 0.005 | 0.015 | %/V | FBX > 0V, 2.8V < VIN < 60V | 3 | ||
| FBX Pin Current | -10 | 10 | nA | FBX = 1.6V, -0.8V; l = full operating temperature range | 3 | ||
| Switching Frequency (fOSC) | fOSC | 265 | 300 | 327 | kHz | RT = 165k; l = full operating temperature range | 3 |
| Switching Frequency (fOSC) | fOSC | 0.9 | 1 | 1.08 | MHz | RT = 45.3k; l = full operating temperature range | 3 |
| Switching Frequency (fOSC) | fOSC | 1.85 | 2 | 2.15 | MHz | RT = 20k; l = full operating temperature range | 3 |
| SSFM Maximum Frequency Deviation | (∆f/fOSC) • 100 | 14 | 20 | 28 | % | RT = 20k | 3 |
| Minimum On-Time, Burst Mode | 70 | 90 | ns | VIN = 24V (Note 6) | 3 | ||
| Minimum On-Time, Pulse-Skip Mode | 60 | 85 | ns | VIN = 24V (Note 6) | 3 | ||
| Minimum Off-Time | 50 | 75 | ns | l = full operating temperature range | 3 | ||
| SYNC/Mode Thresholds High (Rising) | 1.3 | 1.7 | V | Note 5; l = full operating temperature range | 3 | ||
| SYNC/Mode Thresholds Low (Falling) | 0.14 | 0.2 | V | Note 5; l = full operating temperature range | 3 | ||
| SYNC/Mode Clock Thresholds Rising | 0.8 | 1.7 | V | Note 5; l = full operating temperature range | 3 | ||
| SYNC/Mode Clock Thresholds Falling | 0.4 | 1.3 | V | Note 5; l = full operating temperature range | 3 | ||
| fSYNC/fOSC Allowed Ratio | 0.95 | 1 | 1.25 | kHz/kHz | RT = 20k | 3 | |
| SYNC Pin Current | 10 | 25 | µA | SYNC = 2V | 3 | ||
| Maximum Switch Current Limit Threshold | 2 | 2.5 | 3.1 | A | l = full operating temperature range | 3 | |
| Switch Leakage Current | 0.1 | 1 | µA | VSW = 60V | 3 | ||
| EN/UVLO Pin Threshold (Rising) | 1.576 | 1.68 | 1.9 | V | Start Switching; l = full operating temperature range | 4 | |
| EN/UVLO Pin Threshold (Falling) | 1.555 | 1.6 | 1.645 | V | Stop Switching; l = full operating temperature range | 4 | |
| EN/UVLO Pin Current | -50 | 50 | nA | VEN/UVLO = 1.6V; l = full operating temperature range | 4 | ||
| Maximum Input Voltage above Rating: SW | 60 | V | SW pin | 2 | |||
| VIN, EN/UVLO Pin Voltage | 60 | V | VIN and EN/UVLO pins | 2 | |||
| BIAS Pin Voltage | 40 | V | BIAS pin | 2 | |||
| EN/UVLO Pin Above VIN Pin | 6 | V | EN/UVLO pin above VIN pin | 2 | |||
| SYNC Pin Voltage | 6 | V | SYNC pin | 2 | |||
| VC Pin Voltage | 4 | V | VC pin | 2 | |||
| FBX Pin Voltage | -4 | 4 | V | FBX pin (±4V) | 2 | ||
| Operating Junction Temperature | -40 | 125 | °C | LT8362E (Note 3) | 2 | ||
| Storage Temperature Range | -65 | 150 | °C | 2 | |||
| Thermal Resistance Junction-to-Ambient | θJA | 43 | °C/W | 10-lead (3mm × 3mm) plastic DFN (DD package) | 2 | ||
| Switch Overcurrent Threshold | 3.75 | A | Discharges SS pin; printed as single value, column not given | 3 | |||
| Switch RDS(ON) | RDS(ON) | 165 | mΩ | ISW = 0.5A; printed as single value, column not given | 3 | ||
| Soft-Start Charge Current | 2 | µA | SS = 0.5V; printed as single value, column not given | 4 | |||
| Soft-Start Pull-Down Resistance | 220 | Ω | Fault Condition, SS = 0.1V; printed as single value, column not given | 4 | |||
| Error Amplifier Transconductance | 75 | µA/V | FBX = 1.6V; printed as single value, column not given | 4 | |||
| Error Amplifier Transconductance | 60 | µA/V | FBX = -0.8V; printed as single value, column not given | 4 | |||
| Error Amplifier Voltage Gain | 185 | V/V | FBX = 1.6V; printed as single value, column not given | 4 | |||
| Error Amplifier Voltage Gain | 145 | V/V | FBX = -0.8V; printed as single value, column not given | 4 | |||
| Error Amplifier Max Source Current | 7 | µA | VC = 1.1V, current out of pin; printed as single value, column not given | 4 | |||
| Error Amplifier Max Sink Current | 7 | µA | VC = 1.1V; printed as single value, column not given | 4 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | close as possible to the VIN pin, and the negative terminal as close as possible to the exposed pad PGND copper | 7 |
CAD (KiCad official)
- Symbol:
LT8362EDD#TRPBF - Footprint:
Package_DFN_QFN:DFN-10-1EP_3x3mm_P0.5mm_EP1.55x2.48mm - 3D model: TDFN-10-EP(3x3) (KiCad packages3D, STEP)
- 3D model files:
lt8362edd-trpbf-etched.step/lt8362edd-trpbf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lt8362edd-trpbf.step/lt8362edd-trpbf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (32 pp, sha256
e9f772571873341f, retrieved 2026-10-29, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).