main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers lt8330es6-trmpbf: viewers · Ray 8d ago
lt8330es6-trmpbf-etched.glb Publish 0.1.0 · Ray 8d ago
lt8330es6-trmpbf-etched.step lt8330es6-trmpbf: factory component page (tier=lcsc) · Ray 8d ago
lt8330es6-trmpbf-hero.glb lt8330es6-trmpbf: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
lt8330es6-trmpbf-hero.overlay.json Publish 0.1.0 · Ray 8d ago
lt8330es6-trmpbf.glb Publish 0.1.0 · Ray 8d ago
lt8330es6-trmpbf.kicad_mod Publish 0.1.0 · Ray 8d ago
lt8330es6-trmpbf.kicad_sym Publish 0.1.0 · Ray 8d ago
lt8330es6-trmpbf.lbr Publish 0.1.0 · Ray 8d ago
lt8330es6-trmpbf.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

LT8330ES6#TRMPBF

Analog Devices · DC-DC Converters · TSOT-23-6

LT8330ES6#TRMPBF from Analog Devices, in a TSOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW passive Output of the internal power switch (rated 60V max); minimize the metal trace area on this pin to reduce EMI.
2 GND power_in Ground connection for the LT8330; should be connected to a ground plane tied to large copper layers to spread dissipated heat.
3 FBX input Voltage regulation feedback pin for positive or negative outputs (regulates to 1.6V or -0.8V), connected to a resistor divider between the output and GND; reduces switching frequency when close to GND during start-up and faults.
4 EN/UVLO input Shutdown and undervoltage detect pin with accurate 1.6V falling threshold (1.68V rising, 80mV hysteresis); below 0.2V it reduces VIN current below 1µA, abs max 40V, and it can be tied to VIN if unused.
5 INTVCC power_out Regulated 3V supply for internal loads; must be bypassed with at least 1µF low-ESR ceramic capacitor to ground, cannot be externally driven and no additional loading is allowed.
6 VIN power_in Input supply pin (3V to 40V operating range) that must be locally bypassed, with the input capacitor placed as close as possible to VIN and GND.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package TSOT-23-6
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VIN Operating Voltage Range 3 40 V l: full operating temperature range 3
VIN Quiescent Current at Shutdown 0.9 2 µA VEN/UVLO = 0.2V; TA = 25°C 3
VIN Quiescent Current at Shutdown 2 5 µA VEN/UVLO = 0.2V; l: full operating temperature range 3
VIN Quiescent Current at Shutdown 2 3.6 µA VEN/UVLO = 1.5V; TA = 25°C 3
VIN Quiescent Current at Shutdown 5 9.5 µA VEN/UVLO = 1.5V; l: full operating temperature range 3
VIN Quiescent Current Sleep Mode, Not Switching 5.5 8.5 µA TA = 25°C 3
VIN Quiescent Current Sleep Mode, Not Switching 10 15 µA l: full operating temperature range 3
VIN Quiescent Current Active Mode, Not Switching 780 840 µA TA = 25°C 3
VIN Quiescent Current Active Mode, Not Switching 1100 1200 µA l: full operating temperature range 3
FBX Regulation Voltage (FBX > 0V) 1.568 1.6 1.632 V FBX > 0V; l: full operating temperature range 3
FBX Regulation Voltage (FBX < 0V) -0.82 -0.8 -0.78 V FBX < 0V; l: full operating temperature range 3
FBX Line Regulation 0.005 0.015 %/V FBX > 0V, 3V < VIN < 40V 3
FBX Pin Current -10 10 nA FBX = 1.6V, -0.8V; l: full operating temperature range 3
Switching Frequency (fOSC) fOSC 1.85 2 2.15 MHz VIN = 24V; l: full operating temperature range 3
Minimum On-Time 65 105 ns VIN = 24V 3
Minimum Off-Time 47 65 ns VIN = 24V 3
Maximum Switch Current Limit Threshold 1 1.2 1.4 A l: full operating temperature range 3
Switch RDS(ON) RDS(ON) 330 mΩ ISW = 0.5A 3
Switch Leakage Current 0.1 1 µA VSW = 60V 3
EN/UVLO Pin Threshold (Rising) 1.62 1.68 1.745 V Start Switching; l: full operating temperature range 3
EN/UVLO Pin Threshold (Falling) 1.556 1.6 1.644 V Stop Switching; l: full operating temperature range 3
EN/UVLO Pin Current -40 40 nA VEN/UVLO = 1.6V; l: full operating temperature range 3
Soft-Start Time 1 ms VIN = 24V 3
SW pin voltage 60 V Absolute Maximum Ratings 2
VIN, EN/UVLO pin voltage 40 V Absolute Maximum Ratings 2
EN/UVLO pin above VIN pin 6 V Absolute Maximum Ratings 2
INTVCC 4 V Absolute Maximum Ratings (Note 2: INTVCC cannot be externally driven) 2
FBX -4 4 V Absolute Maximum Ratings, ±4V 2
Operating Junction Temperature (LT8330E) TJ -40 125 °C LT8330E 2
Storage Temperature Range TSTG -65 150 °C 2
Thermal Resistance Junction-to-Ambient (S6 package) θJA 125 °C/W 6-Lead Plastic TSOT-23 (S6 package) 2
Thermal Resistance Junction-to-Case (S6 package) θJC 102 °C/W 6-Lead Plastic TSOT-23 (S6 package) 2

CAD (KiCad official)

  • Symbol: LT8330ES6#TRMPBF
  • Footprint: Package_TO_SOT_SMD:TSOT-23-6
  • 3D model: TSOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: lt8330es6-trmpbf-etched.step / lt8330es6-trmpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lt8330es6-trmpbf.step / lt8330es6-trmpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (24 pp, sha256 a555d2967b49d750, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF