LT6119IMS-2#PBF from Analog Devices, in a MSOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	SENSELO	input	Sense amplifier input that must be tied to the load end of the sense resistor.
2	LE	input	Latch control pin; high enables the comparator latch (output latches low once tripped), low disables the latch so comparators function transparently (VIH 1.5V, VIL 0.5V, max 60V).
3	OUTC2	output	Open-drain comparator 2 output whose off-state voltage may be as high as 60V above V- regardless of V+ used.
4	OUTC1	output	Open-drain comparator 1 output whose off-state voltage may be as high as 60V above V- regardless of V+ used.
5	V-	power_in	Negative supply pin, normally connected to ground.
6	INC1	input	Inverting input of comparator 1, with the second input internally connected to the 400mV reference.
7	INC2	input	Inverting input of comparator 2 on the LT6119-2, with the second input internally connected to the 400mV reference.
8	OUTA	output	Current output of the sense amplifier, sourcing a current equal to the sense voltage divided by the external gain resistor RIN.
9	V+	power_in	Positive supply pin (2.7V to 60V) that can be connected to either side of the sense resistor and through which supply current is drawn.
10	SENSEHI	input	Sense amplifier input driven to the same potential as SENSELO, with a resistor (typically RIN) from supply setting IOUT = VSENSE/RIN.

Key specifications

Parameter	Value
Manufacturer	Analog Devices
Package	MSOP-10
Category	Operational Amplifier/Comparator
Pins	10

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Supply Voltage Range	V+	2.7		60	V	full temperature range	3
Input Offset Voltage	VOS	-200		200	µV	VSENSE = 5mV	3
Input Offset Voltage (full temp)	VOS	-300		300	µV	VSENSE = 5mV, full temperature range	3
Input Offset Voltage Drift	ΔVOS/ΔT	-0.8		0.8	µV/°C	VSENSE = 5mV	3
Rising Input Threshold Voltage	VTH(R)	395	400	405	mV	V+ = 2.7V to 60V, LT6119-2 both comparators	3
Hysteresis	VHYS	3	10	15	mV	V+ = 2.7V to 60V	3
Power Supply Rejection Ratio	PSRR	114	127		dB	V+ = 2.7V to 60V, full temperature range	3
Common Mode Rejection Ratio	CMRR	103	125		dB	V+ = 60V, VSENSE = 5mV, VICM = 27V to 60V, full temperature range	3
Minimum LE Reset Pulse Width	tRPW			2	µs	full temperature range	4
LE Pin Input High	VIH			1.5	V	V+ = 2.7V to 60V	3
LE Pin Input Low	VIL	0.5			V	V+ = 2.7V to 60V	3
Output Low Voltage	VOL		150	220	mV	IOUTC1,C2 = 500µA, V+ = 2.7V	3
Input Bias Current	IB		60	300	nA	V+ = 2.7V to 60V	3
Supply Current	IS		600	700	µA	V+ = 60V, RIN = 1k, VSENSE = 5mV	3
Gain Error		-0.2		0	%	V+ = 2.7V to 12V	3
Total Supply Voltage	V+ to V-			60	V		2
Maximum LE Voltage				60	V		2
Maximum Comparator Input Voltage				60	V		2
Maximum Comparator Output Voltage				60	V		2
SENSEHI, SENSELO Input Current		-10		10	mA		2
Differential SENSEHI or SENSELO Input Current		-2.5		2.5	mA		2
Operating Temperature Range		-40		85	°C	LT6119I	2
Specified Temperature Range		-40		85	°C	LT6119I	2
Maximum Junction Temperature	TJ			150	°C		2
Storage Temperature Range		-65		150	°C		2
Lead Temperature (Soldering, 10 sec)				300	°C		2
Thermal Resistance Junction-to-Ambient	θJA		160		°C/W	10-lead MSOP	2
Thermal Resistance Junction-to-Case	θJC		45		°C/W	10-lead MSOP	2

CAD (KiCad official)

Symbol: LT6119IMS-2#PBF
Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
3D model: MSOP-10 (KiCad packages3D, STEP)
3D model files: lt6119ims-2-pbf-etched.step / lt6119ims-2-pbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lt6119ims-2-pbf.step / lt6119ims-2-pbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Analog Devices datasheet (28 pp, sha256 58d6b2e24e2684ba, retrieved 2026-10-30, tier: manufacturer)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

LT6119IMS-2#PBF

Verified LT6119IMS-2#PBF

Verification log 1 record

3D Model

Symbol & Footprint

Schematic Symbol

PCB Footprint

Datasheet

README