component
LT3091IDE#PBF
Public Made by Adomby adom
Analog Devices Linear Voltage Regulators (LDO), DFN-14-EP(3x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 7d ago |
| viewers | 7d ago |
| lt3091ide-pbf-etched.glb | 7d ago |
| lt3091ide-pbf-etched.step | 7d ago |
| lt3091ide-pbf-hero.glb | 7d ago |
| lt3091ide-pbf-hero.overlay.json | 7d ago |
| lt3091ide-pbf.glb | 7d ago |
| lt3091ide-pbf.kicad_mod | 7d ago |
| lt3091ide-pbf.kicad_sym | 7d ago |
| lt3091ide-pbf.lbr | 7d ago |
| lt3091ide-pbf.step | 7d ago |
| package.json | 7d ago |
| page.json | 7d ago |
| README.md | 7d ago |
| verification.json | 7d ago |
LT3091IDE#PBF
Analog Devices · Linear Voltage Regulators (LDO) · DFN-14-EP(3x4)
LT3091IDE#PBF from Analog Devices, in a DFN-14-EP(3x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Input supply pin; tie all IN pins together and to the exposed pad, with a 4.7µF to 10µF bypass capacitor (10µF minimum for stability). |
| 2 | IN | power_in | Input supply pin; tie all IN pins together and to the exposed pad, with a 4.7µF to 10µF bypass capacitor (10µF minimum for stability). |
| 3 | IN | power_in | Input supply pin; tie all IN pins together and to the exposed pad, with a 4.7µF to 10µF bypass capacitor (10µF minimum for stability). |
| 4 | IN | power_in | Input supply pin; tie all IN pins together and to the exposed pad, with a 4.7µF to 10µF bypass capacitor (10µF minimum for stability). |
| 5 | ILIM | passive | Current limit programming pin; an external resistor from ILIM to IN sets the limit with a nominal 20A•kΩ scale factor (±10% over temperature), tie to IN if unused, and do not drive more than 0.3V below IN. |
| 6 | IMONP | output | Positive current monitor pin sourcing 1/4000 of output current into a resistor to GND; tie to IN for negative monitoring or if unused, and IN and IMONP must be at least 2V below IMONN. |
| 7 | IMONN | output | Negative current monitor pin sinking 1/2000 of output current through a resistor to GND; bias at least 2V above IMONP for positive monitoring, and tie to GND if unused. |
| 8 | SHDN | input | Bidirectional shutdown pin referenced to GND; output is off within ±0.45V of GND and on beyond ±1.4V, max current 7µA out (negative logic) or 30µA in (positive logic), do not float. |
| 9 | SET | input | Error amplifier inverting input and regulation setpoint; 50µA fixed current flows into the pin and a resistor to GND programs VOUT from zero to -32V, with an optional bypass capacitor to GND. |
| 10 | GND | power_in | Ground pin supplying quiescent current and pass transistor drive; can be tied to system ground, a positive voltage or OUT, and must not be driven more than 0.3V below IN. |
| 11 | OUT | power_out | Output pin supplying the load; tie all OUT pins together, use a minimum 10µF output capacitor with ESR below 500mΩ, and a minimum load current of 20µA is required. |
| 12 | OUT | power_out | Output pin supplying the load; tie all OUT pins together, use a minimum 10µF output capacitor with ESR below 500mΩ, and a minimum load current of 20µA is required. |
| 13 | OUT | power_out | Output pin supplying the load; tie all OUT pins together, use a minimum 10µF output capacitor with ESR below 500mΩ, and a minimum load current of 20µA is required. |
| 14 | OUT | power_out | Output pin supplying the load; tie all OUT pins together, use a minimum 10µF output capacitor with ESR below 500mΩ, and a minimum load current of 20µA is required. |
| 15 | IN | power_in | Exposed pad is electrically connected to IN and the device substrate and must be soldered to the PCB and tied to the IN pins for electrical and thermal performance. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | DFN-14-EP(3x4) |
| Category | Power Management ICs |
| Pins | 15 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Minimum IN Voltage | -1.5 | -1.9 | V | ILOAD = 500mA (full temp range max -1.9V) | 3 | ||
| Minimum IN Voltage | -1.5 | V | ILOAD = 1.5A | 3 | |||
| SET Pin Current | ISET | 49.5 | 50 | 50.5 | µA | VIN = -1.9V, ILOAD = 1mA | 3 |
| SET Pin Current | ISET | 49 | 50 | 51 | µA | -36V < VIN < -1.9V, 1mA < ILOAD < 1.5A (Note 5) | 3 |
| Output Offset Voltage (VOUT - VSET) | VOS | -1.2 | 1.2 | mV | VIN = -1.9V, ILOAD = 1mA | 3 | |
| Output Offset Voltage (VOUT - VSET) | VOS | -2 | 2 | mV | -36V < VIN < -1.9V, 1mA < ILOAD < 1.5A (Note 5) (DFN, TSSOP) | 3 | |
| Load Regulation ∆VOS | ∆VOS | 1.2 | 5 | mV | ILOAD = 1mA to 1.5A, VIN = -1.9V (Note 6) | 3 | |
| Output Regulation ∆ISET/∆VSET | ∆ISET/∆VSET | 0.2 | 2 | nA/V | VSET = 0V to -32V, VIN = -36V, ILOAD = 1mA | 3 | |
| Output Regulation ∆VOS/∆VSET | ∆VOS/∆VSET | 2.5 | 40 | µV/V | VSET = 0V to -32V, VIN = -36V, ILOAD = 1mA | 3 | |
| Programmable Current Limit Scale Factor | 1.35 | 1.5 | 1.65 | A•kΩ | -36V < VIN < -1.9V, IOUT > 100mA (Note 14) | 4 | |
| Positive Current Monitor scale factor | IMONP | 338 | 412 | µA | IOUT = 1.5A, VIN = -2.5V, VIMONN = 2V, VIMONP = 0V | 4 | |
| Negative Current Monitor scale factor | IMONN | 675 | 825 | µA | IOUT = 1.5A, VIN = -2.5V, VIMONN = 0V, VIMONP = -2.5V | 4 | |
| Minimum Required Load Current | 20 | µA | -36V < VIN < -1.9V | 4 | |||
| Positive SHDN Turn-ON Threshold | 1.14 | 1.23 | 1.32 | V | Positive SHDN Rising | 4 | |
| Operating Junction Temperature Range (I-Grade) | TJ | -40 | 125 | °C | I-Grade | 2 | |
| Storage Temperature Range | -65 | 150 | °C | 2 | |||
| IN Pin Voltage wrt GND | -40 | 0.3 | V | Note 3 | 2 | ||
| OUT Pin Voltage wrt GND | -36 | 36 | V | 2 | |||
| SET Pin Current | -5 | 5 | mA | Note 9 | 2 | ||
| Thermal Resistance Junction-to-Ambient | θJA | 27 | °C/W | 14-lead DFN | 2 | ||
| Thermal Resistance Junction-to-Case | θJC | 5.5 | °C/W | 14-lead DFN | 2 | ||
| Dropout Voltage | 300 | 360 | mV | ILOAD = 1.5A, DFN and TSSOP | 4 | ||
| GND Pin Current | 40 | 80 | mA | ILOAD = 1.5A, VIN = VOUT(NOMINAL) | 4 | ||
| Internal Current Limit | 1600 | 1900 | 2200 | mA | VIN = -1.9V, VOUT = 0V | 4 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | COPPER | Table 5. R Package, 7-Lead DD-Pak Package COPPER AREA BOARD AREA THERMAL | 22 |
CAD (KiCad official)
- Symbol:
LT3091IDE#PBF - Footprint:
Package_DFN_QFN:DFN-14-1EP_3x4mm_P0.5mm_EP1.7x3.3mm - 3D model: DFN-14-EP(3x4) (KiCad packages3D, STEP)
- 3D model files:
lt3091ide-pbf-etched.step/lt3091ide-pbf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lt3091ide-pbf.step/lt3091ide-pbf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (40 pp, sha256
c70c3059ca9237a1, retrieved 2026-10-31, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).