component
LT3086EFE#TRPBF
Public Made by Adomby adom
Analog Devices Linear Voltage Regulators (LDO), TSSOP-16-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 8d ago |
| viewers | 8d ago |
| lt3086efe-trpbf-etched.glb | 8d ago |
| lt3086efe-trpbf-etched.step | 8d ago |
| lt3086efe-trpbf-hero.glb | 8d ago |
| lt3086efe-trpbf-hero.overlay.json | 8d ago |
| lt3086efe-trpbf.glb | 8d ago |
| lt3086efe-trpbf.kicad_mod | 8d ago |
| lt3086efe-trpbf.kicad_sym | 8d ago |
| lt3086efe-trpbf.lbr | 8d ago |
| lt3086efe-trpbf.step | 8d ago |
| package.json | 8d ago |
| page.json | 8d ago |
| README.md | 8d ago |
| verification.json | 8d ago |
LT3086EFE#TRPBF
Analog Devices · Linear Voltage Regulators (LDO) · TSSOP-16-EP
LT3086EFE#TRPBF from Analog Devices, in a TSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground pin that must be tied to the exposed pad and the PCB ground for proper electrical and thermal performance, with GND pin current typically 1.2mA at zero load and about 44mA at full load. |
| 2 | IMON/ILIM | bidirectional | Shared pin for output current monitor (sources 1/1000 of load current) and external current limit programming, where current limit activates at 0.8V and is internally clamped to about 1V. |
| 3 | CDC | passive | Cable drop compensation pin, where a resistor RCDC between CDC and SET programs compensation and CDC is internally clamped with less than 8mA into the pin per the absolute maximum ratings. |
| 4 | RPWRGD | input | Power good threshold programming input, where the comparator threshold is 0.4V on this pin with a 50µA current source to GND. |
| 5 | SET | input | Output voltage programming pin, the error amplifier inverting input that regulates to 0.4V with a 50µA current source to GND, and the absolute maximum SET pin voltage is -0.3V to 36V. |
| 6 | OUT | power_out | Regulator output that supplies the load with output range 0.4V to 32V; all OUT pins must be connected together and a minimum 10µF ceramic capacitor with ESR below 100mΩ is required. |
| 7 | OUT | power_out | Regulator output that supplies the load with output range 0.4V to 32V; all OUT pins must be connected together and a minimum 10µF ceramic capacitor with ESR below 100mΩ is required. |
| 8 | GND | power_in | Ground pin that must be tied to the exposed pad and the PCB ground for proper electrical and thermal performance. |
| 9 | GND | power_in | Ground pin that must be tied to the exposed pad and the PCB ground for proper electrical and thermal performance. |
| 10 | IN | power_in | Input supply pin with a 1.4V to 40V operating range that withstands a reverse voltage of 45V; a 10µF minimum input capacitor generally suffices. |
| 11 | IN | power_in | Input supply pin with a 1.4V to 40V operating range that withstands a reverse voltage of 45V; a 10µF minimum input capacitor generally suffices. |
| 12 | SHDN | input | Shutdown and undervoltage lockout pin with a typical turn-on threshold of 1.22V, where pulling it below 1V turns the output off and quiescent current in shutdown is typically less than 1µA. |
| 13 | TEMP | output | Die junction temperature output that gives 250mV at 25°C with a 10mV/°C slope, and is not meant as an accurate temperature sensor. |
| 14 | TRACK | input | Track pin for master/slave paralleling, where the TRACK pin is clamped high by default and a voltage below 1.2V on a slave device shuts off its SET reference current. |
| 15 | PWRGD | output | Open-collector power good flag that asserts low when RPWRGD is below 400mV with a maximum low output of 200mV for 200µA sink current, and may be pulled to 36V. |
| 16 | GND | power_in | Ground pin that must be tied to the exposed pad and the PCB ground for proper electrical and thermal performance. |
| 17 | GND | power_in | Exposed pad that is the GND electrical connection and must be soldered to the PCB for proper electrical and thermal performance. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | TSSOP-16-EP |
| Category | Power Management ICs |
| Pins | 17 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Reference Voltage | VSET | 392 | 400 | 408 | mV | 1.55V < VIN < 40V, 1mA < ILOAD < 2.1A (TJ < 125°C) | 3 |
| Reference Current | ISET | 49 | 50 | 51 | µA | 1.55V < VIN < 40V, 1mA < ILOAD < 2.1A | 3 |
| Dropout Voltage | 10 | 65 | mV | VIN = VOUT(NOMINAL), ILOAD = 1mA | 3 | ||
| Dropout Voltage | 100 | 135 | mV | VIN = VOUT(NOMINAL), ILOAD = 100mA | 3 | ||
| Dropout Voltage | 150 | 195 | mV | VIN = VOUT(NOMINAL), ILOAD = 500mA | 3 | ||
| Dropout Voltage | 260 | 335 | mV | VIN = VOUT(NOMINAL), ILOAD = 1.5A | 3 | ||
| Dropout Voltage | 330 | 415 | mV | VIN = VOUT(NOMINAL), ILOAD = 2.1A | 3 | ||
| GND Pin Current | 1.2 | 2.4 | mA | VIN = VOUT(NOMINAL) + 0.55V, ILOAD = 0µA | 4 | ||
| GND Pin Current | 1.3 | 2.6 | mA | VIN = VOUT(NOMINAL) + 0.55V, ILOAD = 1mA | 4 | ||
| GND Pin Current | 1.8 | 3.6 | mA | VIN = VOUT(NOMINAL) + 0.55V, ILOAD = 100mA | 4 | ||
| GND Pin Current | 4.5 | 9 | mA | VIN = VOUT(NOMINAL) + 0.55V, ILOAD = 500mA | 4 | ||
| GND Pin Current | 23 | 46 | mA | VIN = VOUT(NOMINAL) + 0.55V, ILOAD = 1.5A | 4 | ||
| GND Pin Current | 44 | 88 | mA | VIN = VOUT(NOMINAL) + 0.55V, ILOAD = 2.1A | 4 | ||
| Quiescent Current in Shutdown | 0.1 | 1 | µA | VIN = 40V, VSHDN = 0V | 4 | ||
| Shutdown Threshold (Off to On) | 1.12 | 1.22 | 1.32 | V | VOUT = Off to On | 4 | |
| Shutdown Threshold (On to Off) | 0.85 | 1.03 | V | VOUT = On to Off | 4 | ||
| TEMP Error | -0.09 | 0.09 | V | 0°C < TJ < 125°C, ITEMP = 0 | 4 | ||
| ITEMP Thermal Limit Current Threshold | ITEMP | 95 | 100 | 105 | µA | 25°C < TJ < 125°C | 4 |
| IMON Output Current | IMON | 5 | 20 | 75 | µA | VIN = VOUT(NOMINAL) + 0.55V, ILOAD = 20mA, RMON = 1kΩ | 4 |
| IMON Output Current | IMON | 440 | 500 | 560 | µA | VIN = VOUT(NOMINAL) + 0.55V, ILOAD = 500mA, RMON = 330Ω | 4 |
| IMON Output Current | IMON | 0.95 | 1 | 1.05 | mA | VIN = VOUT(NOMINAL) + 0.55V, ILOAD = 1A, RMON = 330Ω | 4 |
| IMON Output Current | IMON | 1.43 | 1.5 | 1.57 | mA | VIN = VOUT(NOMINAL) + 0.55V, ILOAD = 1.5A, RMON = 330Ω | 4 |
| IMON Output Current | IMON | 2.02 | 2.1 | 2.18 | mA | VIN = VOUT(NOMINAL) + 0.55V, ILOAD = 2.1A, RMON = 330Ω | 4 |
| Output Current Sharing Error | -10 | 0 | 10 | % | RMON = 330Ω, IOUT(MASTER) = 2.1A | 4 | |
| TRACK Pin Pull-Up Current | 7 | 15 | 25 | µA | VTRACK = 750mV | 4 | |
| RPWRGD Reference Voltage | 390 | 400 | 410 | mV | 1.55V < VIN < 40V | 4 | |
| RPWRGD Reference Current | 48.75 | 50 | 51.25 | µA | 1.55V < VIN < 40V | 4 | |
| PWRGD VOL | 55 | 200 | mV | IPWRGD = 200µA (Fault Condition) | 4 | ||
| PWRGD Internal Time Delay | 8 | 17 | 25 | µs | VOL TO VOH (Rising Edge) | 4 | |
| PWRGD Pin Leakage Current | 1 | µA | VPWGRD = 32V, VRPWGRD = 500mV | 4 | |||
| CDC Reference Voltage | 390 | 400 | 410 | mV | 1.55V < VIN < 40V, IMON = 0V | 4 | |
| CDC/VIMON Voltage Gain | 0.32 | 0.333 | 0.343 | V/V | 1.55V < VIN < 40V, 0 < ICDC < 20µA, VIMON = 800mV to 0 | 4 | |
| ILIM Threshold Voltage | 775 | 800 | 825 | mV | 1.55V < VIN < 40V | 4 | |
| Input Reverse-Leakage Current | 2 | mA | VIN = -40V, VOUT = 0 | 4 | |||
| Reverse-Output Current | 1 | 10 | µA | VOUT = 32V, VIN = 0, VSHDN = 0 | 4 | ||
| Minimum Load Current | 1 | mA | Note 16 | 3 | |||
| Input Voltage Operating Range | IN | 1.4 | 40 | V | Input supply range | 1 | |
| Output Voltage Programming Range | VOUT | 0.4 | 32 | V | Set by single resistor RSET | 1 | |
| Minimum Output Capacitance | COUT | 10 | µF | Ceramic, ESR less than 100mΩ | 2 | ||
| IN Pin Voltage | IN | -45 | 45 | V | 2 | ||
| OUT Pin Voltage | OUT | -36 | 36 | V | 2 | ||
| SET Pin Voltage | SET | -0.3 | 36 | V | 2 | ||
| SHDN Pin Voltage | SHDN | -45 | 45 | V | 2 | ||
| IMON Pin Voltage | IMON | -0.3 | 7 | V | 2 | ||
| ILIM Pin Voltage | ILIM | -0.3 | 2 | V | 2 | ||
| CDC Pin Current | CDC | 8 | mA | Internally clamped, current into pin | 2 | ||
| Operating Junction Temperature (E-Grade) | TJ | -40 | 125 | °C | E-Grade, I-Grade | 2 | |
| Storage Temperature Range | TSTG | -65 | 150 | °C | 2 | ||
| Thermal Resistance Junction-to-Ambient | θJA | 25 | 33 | °C/W | FE TSSOP package, depends on topside copper area | 2 | |
| Thermal Resistance Junction-to-Case | θJC | 10 | °C/W | FE TSSOP package | 2 | ||
| Hysteresis RPWRGD Reference Voltage | 2.4 | mV | 1.55V < VIN < 40V | 4 | |||
| TEMP Voltage | 0.25 | V | TJ = 25°C | 4 | |||
| TEMP Voltage | 1.25 | V | TJ = 125°C | 4 | |||
| RPWRGD Reference Current Hysteresis | 300 | nA | 1.55V < VIN < 40V | 4 |
CAD (KiCad official)
- Symbol:
LT3086EFE#TRPBF - Footprint:
Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm - 3D model: TSSOP-16-EP (KiCad packages3D, STEP)
- 3D model files:
lt3086efe-trpbf-etched.step/lt3086efe-trpbf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lt3086efe-trpbf.step/lt3086efe-trpbf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (34 pp, sha256
a2be733734e43ad9, retrieved 2026-10-30, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).