component
LT3071EUFD#PBF
Public Made by Adomby adom
Analog Devices Linear Voltage Regulators (LDO), QFN-28-EP(4x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318
{
"slug": "lt3071eufd-pbf",
"version": "0.1.0",
"type": "component",
"description": "Analog Devices Linear Voltage Regulators (LDO), QFN-28-EP(4x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"power management ics",
"lt3071eufd#pbf",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"lt3071eufd-pbf.kicad_sym",
"lt3071eufd-pbf.kicad_mod",
"lt3071eufd-pbf.glb",
"lt3071eufd-pbf.step",
"lt3071eufd-pbf.lbr",
"docs/hero.png",
"docs/lt3071eufd-pbf-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"lt3071eufd-pbf-hero.glb",
"lt3071eufd-pbf-hero.overlay.json",
"lt3071eufd-pbf-etched.glb"
],
"component": {
"mpn": "LT3071EUFD#PBF",
"manufacturer": "Analog Devices",
"package": "QFN-28-EP(4x5)",
"pin_count": 29,
"category": "Power Management ICs",
"subcategory": "Linear Voltage Regulators (LDO)",
"datasheet": "https://www.analog.com/media/en/technical-documentation/data-sheets/lt3071.pdf",
"parts": {
"symbol": "lt3071eufd-pbf.kicad_sym",
"footprint": "lt3071eufd-pbf.kicad_mod",
"model_3d": "lt3071eufd-pbf-hero.glb",
"model_3d_plain": "lt3071eufd-pbf-etched.glb",
"model_3d_step": "lt3071eufd-pbf-etched.step",
"model_3d_step_plain": "lt3071eufd-pbf.step",
"lbr": "lt3071eufd-pbf.lbr"
},
"distributor_links": {
"lcsc": "C117304",
"digikey": "505-LT3071EUFD#PBF-ND",
"mouser": "584-LT3071EUFD#PBF"
},
"distributor_check": {
"checked_at": "2026-10-28T16:33:51Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "505-LT3071EUFD#PBF-ND",
"status": "found"
},
"mouser": {
"pn": "584-LT3071EUFD#PBF",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "VIOC",
"type": "output",
"description": "Output of the tracking function that drives the buck regulator to hold the LT3071 input at VOUT + 300mV, to maximize efficiency and minimize power dissipation."
},
{
"number": "2",
"name": "PWRGD",
"type": "output",
"description": "Open-drain NMOS power-good output that pulls low on VOUT below 90% of nominal on rising edge, VOUT below 85% for more than 25µs, junction above about 145°C, VBIAS below UVLO, or OUT-to-IN reverse current."
},
{
"number": "3",
"name": "REF/BYP",
"type": "output",
"description": "Output of the bandgap reference with approximately 19kΩ impedance that must not be externally loaded; a 10nF bypass to GND decreases output noise and provides reference soft-start."
},
{
"number": "4",
"name": "GND",
"type": "power_in",
"description": "Ground pin that must be tied to exposed pad Pin 29 and the other GND pins for proper electrical and thermal performance."
},
{
"number": "5",
"name": "IN",
"type": "power_in",
"description": "Input supply to the high current pass transistor; all IN pins must be tied together and bypassed with at least 47µF."
},
{
"number": "6",
"name": "IN",
"type": "power_in",
"description": "Input supply to the high current pass transistor; all IN pins must be tied together and bypassed with at least 47µF."
},
{
"number": "7",
"name": "IN",
"type": "power_in",
"description": "Input supply to the high current pass transistor; all IN pins must be tied together and bypassed with at least 47µF."
},
{
"number": "8",
"name": "IN",
"type": "power_in",
"description": "Input supply to the high current pass transistor; all IN pins must be tied together and bypassed with at least 47µF."
},
{
"number": "9",
"name": "GND",
"type": "power_in",
"description": "Ground pin that must be tied to exposed pad Pin 29 and the other GND pins for proper electrical and thermal performance."
},
{
"number": "10",
"name": "GND",
"type": "power_in",
"description": "Ground pin that must be tied to exposed pad Pin 29 and the other GND pins for proper electrical and thermal performance."
},
{
"number": "11",
"name": "GND",
"type": "power_in",
"description": "Ground pin that must be tied to exposed pad Pin 29 and the other GND pins for proper electrical and thermal performance."
},
{
"number": "12",
"name": "GND",
"type": "power_in",
"description": "Ground pin that must be tied to exposed pad Pin 29 and the other GND pins for proper electrical and thermal performance."
},
{
"number": "13",
"name": "GND",
"type": "power_in",
"description": "Ground pin that must be tied to exposed pad Pin 29 and the other GND pins for proper electrical and thermal performance."
},
{
"number": "14",
"name": "GND",
"type": "power_in",
"description": "Ground pin that must be tied to exposed pad Pin 29 and the other GND pins for proper electrical and thermal performance."
},
{
"number": "15",
"name": "OUT",
"type": "power_out",
"description": "Regulated output supplying the load; all OUT pins must be tied together and a minimum 15µF ceramic output capacitance is required for stability."
},
{
"number": "16",
"name": "OUT",
"type": "power_out",
"description": "Regulated output supplying the load; all OUT pins must be tied together and a minimum 15µF ceramic output capacitance is required for stability."
},
{
"number": "17",
"name": "OUT",
"type": "power_out",
"description": "Regulated output supplying the load; all OUT pins must be tied together and a minimum 15µF ceramic output capacitance is required for stability."
},
{
"number": "18",
"name": "OUT",
"type": "power_out",
"description": "Regulated output supplying the load; all OUT pins must be tied together and a minimum 15µF ceramic output capacitance is required for stability."
},
{
"number": "19",
"name": "SENSE",
"type": "input",
"description": "Kelvin sense input to the inverting input of the error amplifier, with input current from 50µA typical at VOUT = 0.8V to 300µA typical at VOUT = 1.8V."
},
{
"number": "20",
"name": "GND",
"type": "power_in",
"description": "Ground pin that must be tied to exposed pad Pin 29 and the other GND pins for proper electrical and thermal performance."
},
{
"number": "21",
"name": "IMON",
"type": "output",
"description": "Output current monitor sourcing a current typically equal to IOUT/2500 (400µA per amp of output current); if unused, tie to VBIAS."
},
{
"number": "22",
"name": "MARGA",
"type": "input",
"description": "Analog margining input that adjusts VOUT over ±10%: GND gives −10%, 1.2V gives +10%; float it or terminate with 1nF to GND if unused."
},
{
"number": "23",
"name": "VO0",
"type": "input",
"description": "Three-state output voltage select pin that combines with VO1 and VO2 to select VOUT from 0.8V to 1.8V in 50mV steps; logic low threshold is below 250mV."
},
{
"number": "24",
"name": "VO1",
"type": "input",
"description": "Three-state output voltage select pin that combines with VO0 and VO2 to select VOUT from 0.8V to 1.8V in 50mV steps; VOUT is limited to 1.8V maximum by internal override when VO2 is high."
},
{
"number": "25",
"name": "VO2",
"type": "input",
"description": "Three-state output voltage select pin that combines with VO0 and VO1 to select VOUT from 0.8V to 1.8V in 50mV steps; logic high threshold is above VBIAS − 250mV."
},
{
"number": "26",
"name": "GND",
"type": "power_in",
"description": "Ground pin that must be tied to exposed pad Pin 29 and the other GND pins for proper electrical and thermal performance."
},
{
"number": "27",
"name": "BIAS",
"type": "power_in",
"description": "Bias supply for internal control circuitry and pass transistor drive, requiring 2.2V ≤ VBIAS ≤ 3.6V and VBIAS ≥ (1.25 • VOUT + 1V) with at least 2.2µF bypass."
},
{
"number": "28",
"name": "EN",
"type": "input",
"description": "Enable input that turns the output device on or off; pulling low places the LT3071 in a low power nap mode, and it must connect to BIAS if unused."
},
{
"number": "29",
"name": "GND",
"type": "power_in",
"description": "Exposed pad ground that must be soldered to the PCB ground and tied to all GND pins of the package for electrical and thermal performance."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [],
"pages_sent": 10,
"cost_usd": 0.0302,
"at": "2026-10-28T16:33:27"
},
"datasheet": {
"url": "https://www.analog.com/media/en/technical-documentation/data-sheets/lt3071.pdf",
"pages": 30,
"sha256": "ba06f950eb009d95",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 29,
"described": 29,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "lt3071eufd-pbf.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
4.0,
5.0,
1.1
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "028686d522379f70cdcac54d7cbc05f7e8d72fe41515288068d2e2da8d27bc8d",
"checked": "2026-10-28",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "lt3071eufd-pbf-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
4.0,
5.0,
1.1
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "667477db31558430eb945307b2dea6a77520c051b74852044f8fb880a1028a4a",
"checked": "2026-10-28",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}