component

LT3055EMSE#PBF

Public Made by Adom

by adom

Analog Devices Linear Voltage Regulators (LDO), MSOP-16-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management icslt3055emse#pbffactory-2.0.0extractor-text

Verified LT3055EMSE#PBF

by Ray · last 31 Oct 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

31 Oct 2026RayPublished by the parts factory: tier mfr, 17 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: LT3055EMSE#PBF · MSOP-16-EP · 17 pins
  • ✓copper: 17 copper pads, none touching another net
  • ✓datasheet: all 17 pin names found in the 26-page datasheet
  • ✓distributor: lcsc C666647, digikey LT3055EMSE#PBF-ND, mouser 584-LT3055EMSE#PBF
  • ✓family: MSOP-16-1EP_3x4.039mm_P0.5mm_EP1.651x2.845mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-cip_2_dd/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 17 pins = 17 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 17 pins agree
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ lt3055emse-pbf.kicad_sym✓ lt3055emse-pbf.kicad_mod✓ lt3055emse-pbf.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
lt3055emse-pbf / README.md
History Download
Ray Publish 0.1.0 04b8527 9d ago

LT3055EMSE#PBF

Analog Devices · Linear Voltage Regulators (LDO) · MSOP-16-EP

LT3055EMSE#PBF from Analog Devices, in a MSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Input supply pin (tied with pin 2); withstands reverse voltage, with a 1µF to 10µF bypass capacitor advised, and absolute maximum ±50V.
2 IN power_in Input supply pin (tied with pin 1); withstands reverse voltage, with a 1µF to 10µF bypass capacitor advised, and absolute maximum ±50V.
3 SHDN input Shutdown pin that puts the device into a low power state with output off when pulled low; connect to IN if unused and do not leave it unconnected.
4 FAULT1 output Open-collector fault pin that asserts low when output current falls below the minimum threshold (both FAULTs low in thermal shutdown), sinks 50µA and needs an external pull-up.
5 FAULT2 output Open-collector fault pin that asserts low when output current exceeds the current limit threshold (both FAULTs low in thermal shutdown), sinks 50µA and needs an external pull-up.
6 PWRGD output Open-collector power good output that pulls low when output is less than 90% of nominal, sinks 50µA and needs an external pull-up.
7 TEMP output Temperature output voltage of 250mV at 25°C with 10mV/°C slope and about 1500Ω output impedance; leave unconnected if unused.
8 IMON output Output current monitor, a PNP collector sourcing 1/500th of output current, requiring a 22nF minimum decoupling capacitor; tie to GND if unused.
9 IMIN passive Minimum output current programming pin sourcing 1/2000th of load current; a resistor to GND sets the fault threshold, needs 10nF minimum capacitor, and floats if unused.
10 IMAX passive Precision current limit programming pin sourcing 1/500th of output current; a resistor to GND sets the limit, requires a 22nF capacitor to ground, and tie to GND if unused.
11 REF/BYP passive Bypass/soft-start pin where a capacitor to GND (10nF typical gives 25µVRMS noise, 100pF minimum recommended) sets soft-start time; leave floating if unused and do not drive it.
12 GND power_in Ground pin; connect the bottom of the output voltage setting resistor divider directly here for optimum load regulation.
13 GND power_in Ground pin on the LT3055 adjustable version (pin 13 is ADJ only on the -3.3 and -5 versions), tied directly to pin 12 and the exposed pad.
14 ADJ input Adjust pin, the error amplifier's inverting input at 600mV referenced to GND, with 16nA typical bias current flowing out of the pin.
15 OUT power_out Output pin (tied with pin 16) requiring a minimum 3.3µF ceramic capacitor with ESR <1Ω (4.7µF for output below 1.2V), with output range 0.6V to 40V.
16 OUT power_out Output pin (tied with pin 15) requiring a minimum 3.3µF ceramic capacitor with ESR <1Ω (4.7µF for output below 1.2V), with output range 0.6V to 40V.
17 GND power_in Exposed pad is the electrical ground connection and must be soldered to PCB ground and tied directly to pins 12 and 13.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package MSOP-16-EP
Category Power Management ICs
Pins 17

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
ADJ Pin Voltage VADJ 594 600 606 mV VIN = 2.2V, ILOAD = 1mA 4
ADJ Pin Voltage (over line/load) VADJ 588 612 mV 2.2V < VIN < 45V, 10mA < ILOAD < 500mA, full temperature range 4
Minimum Input Voltage VIN(MIN) 1.6 2.2 V ILOAD = 500mA 4
Line Regulation 0.25 3 mV ∆VIN = 2.2V to 45V, ILOAD = 1mA 4
Load Regulation 0.5 4 mV VIN = 2.2V, ILOAD = 1mA to 500mA 4
Dropout Voltage VDO 140 260 mV ILOAD = 10mA, full temp (25°C max 175) 4
Dropout Voltage VDO 200 370 mV ILOAD = 50mA, full temp (25°C max 250) 4
Dropout Voltage VDO 225 410 mV ILOAD = 100mA, full temp (25°C max 275) 4
Dropout Voltage VDO 350 590 mV ILOAD = 500mA, full temp (25°C max 400) 4
GND Pin Current IGND 65 130 µA VIN = VOUT(NOMINAL)+0.6V, ILOAD = 0mA 4
GND Pin Current IGND 100 200 µA VIN = VOUT(NOMINAL)+0.6V, ILOAD = 1mA 4
GND Pin Current IGND 270 550 µA VIN = VOUT(NOMINAL)+0.6V, ILOAD = 10mA 4
GND Pin Current IGND 1.8 4.5 mA VIN = VOUT(NOMINAL)+0.6V, ILOAD = 100mA 4
GND Pin Current IGND 11 25 mA VIN = VOUT(NOMINAL)+0.6V, ILOAD = 500mA 4
Quiescent Current in Shutdown 0.2 1 µA VIN = 45V, VSHDN = 0V 4
ADJ Pin Bias Current IADJ 16 60 nA VIN = 12V 4
SHDN Pin Current 1 3 µA VSHDN = 45V, VIN = 45V 4
Ripple Rejection 70 85 dB LT3055, VOUT = 0.6V, VIN-VOUT = 2V, VRIPPLE = 0.5VP-P, fRIPPLE = 120Hz, ILOAD = 500mA 4
Input Reverse Leakage Current 300 µA VIN = -45V, VOUT = 0 4
Reverse Output Current 0 10 µA VOUT = 1.2V, VIN = 0 4
External Programmed Current Limit (FAULT2 threshold) IFAULT 180 200 220 mA 5.6V < VIN < 10V, VOUT = 5V, RIMAX = 1.5k 4
External Programmed Current Limit (FAULT2 threshold) IFAULT 445 495 545 mA 5.6V < VIN < 7V, VOUT = 5V, RIMAX = 604Ω 4
FAULT, PWRGD Pins Logic Low Voltage 0.14 0.25 V Pull-Up Current = 50µA 5
FAULT, PWRGD Pins Leakage Current 0.01 1 µA VFAULT1, VFAULT2, VPWRGD = 5V 5
IMIN Threshold Accuracy 0.9 1 1.1 mA 5.6V < VIN < 15V, VOUT = 5V, RIMIN = 1.2M 5
IMIN Threshold Accuracy 9 10 11 mA 5.6V < VIN < 15V, VOUT = 5V, RIMIN = 120K 5
PWRGD Trip Point 86 90 94 % % of Nominal Output Voltage, Output Rising 5
Current Monitor Ratio IOUT/IMON 450 500 550 mA/mA ILOAD = 10mA, 250mA, 500mA 5
TEMP Error -0.08 0.08 V 5
Internal Current Limit 520 mA VIN = 2.2V, VOUT = 0, VIMAX = 0 4
Internal Current Limit 900 mA VIN = 2.2V, ∆VOUT = -5% 4
Output Voltage Noise 90 µVRMS COUT = 10µF, ILOAD = 500mA, VOUT = 600mV, BW = 10Hz to 100kHz 4
Output Voltage Noise 25 µVRMS COUT = 10µF, CBYP = 10nF, ILOAD = 500mA, VOUT = 600mV, BW = 10Hz to 100kHz 4
PWRGD Trip Point Hysteresis 1 % % of Nominal Output Voltage 5
TEMP Voltage 0.25 V TJ = 25°C 5
TEMP Voltage 1.25 V TJ = 125°C 5
IN Pin Voltage -50 50 V 2
OUT Pin Voltage -50 40 V 2
Input-to-Output Differential Voltage -40 50 V 2
ADJ Pin Voltage -50 50 V 2
SHDN Pin Voltage -50 50 V 2
FAULT1, FAULT2, PWRGD Pin Voltage -0.3 50 V 2
IMON Pin Voltage -0.3 7 V 2
IMIN Pin Voltage -0.3 7 V 2
IMAX Pin Voltage -0.3 7 V 2
TEMP Pin Voltage -0.3 7 V 2
REF/BYP Pin Voltage 1 V 2
Operating Junction Temperature Range TJ -40 125 °C E-grade 2
Storage Temperature Range -65 150 °C 2
Junction-to-Ambient Thermal Resistance θJA 37 °C/W MSE package 2
Junction-to-Case Thermal Resistance θJC 5 10 °C/W MSE package 2
Maximum Junction Temperature TJMAX 125 °C MSE package, E-grade 2

CAD (KiCad official)

  • Symbol: LT3055EMSE#PBF
  • Footprint: Package_SO:MSOP-16-1EP_3x4.039mm_P0.5mm_EP1.651x2.845mm
  • 3D model: MSOP-16-EP (KiCad packages3D, STEP)
  • 3D model files: lt3055emse-pbf-etched.step / lt3055emse-pbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lt3055emse-pbf.step / lt3055emse-pbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (26 pp, sha256 9eb7948800120b95, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF