component
LT3024EFE#PBF
Public Made by Adomby adom
Analog Devices Pre-ordered Chips, TSSOP-16-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 12d ago |
| viewers | 12d ago |
| lt3024efe-pbf-etched.glb | 12d ago |
| lt3024efe-pbf-etched.step | 12d ago |
| lt3024efe-pbf-hero.glb | 12d ago |
| lt3024efe-pbf-hero.overlay.json | 12d ago |
| lt3024efe-pbf.glb | 12d ago |
| lt3024efe-pbf.kicad_mod | 12d ago |
| lt3024efe-pbf.kicad_sym | 12d ago |
| lt3024efe-pbf.lbr | 12d ago |
| lt3024efe-pbf.step | 12d ago |
| package.json | 12d ago |
| page.json | 12d ago |
| README.md | 12d ago |
LT3024EFE#PBF
Analog Devices · Pre-ordered Chips · TSSOP-16-EP
LT3024EFE#PBF from Analog Devices, in a TSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground pin; the Exposed Pad must be soldered to PCB ground for optimum thermal performance. |
| 2 | BYP1 | passive | Bypass pin for Output 1 reference, internally clamped to ±0.6V from ground; a capacitor of at most 0.01μF from OUT1 reduces output noise to a typical 20μVRMS, and the pin must be left unconnected if not used. |
| 3 | OUT1 | power_out | Output 1 supplies power to the load and requires a minimum output capacitor of 3.3μF to prevent oscillations. |
| 4 | OUT1 | power_out | Output 1 supplies power to the load and requires a minimum output capacitor of 3.3μF to prevent oscillations. |
| 5 | GND | power_in | Ground pin; the Exposed Pad must be soldered to PCB ground for optimum thermal performance. |
| 6 | OUT2 | power_out | Output 2 supplies power to the load and requires a minimum output capacitor of 1μF to prevent oscillations. |
| 7 | BYP2 | passive | Bypass pin for Output 2 reference, internally clamped to ±0.6V from ground; a capacitor of at most 0.01μF from OUT2 reduces output noise to a typical 20μVRMS, and the pin must be left unconnected if not used. |
| 8 | GND | power_in | Ground pin; the Exposed Pad must be soldered to PCB ground for optimum thermal performance. |
| 9 | GND | power_in | Ground pin; the Exposed Pad must be soldered to PCB ground for optimum thermal performance. |
| 10 | ADJ2 | input | Adjust input to the Output 2 error amplifier, internally clamped to ±7V, with a 30nA bias current flowing into the pin; output range is 1.22V to 20V referenced to ground. |
| 11 | SHDN2 | input | Shutdown pin for Output 2; the output is off when pulled low, it can be driven by 5V logic or open-collector logic with pull-up resistors, and it must be connected to VIN if unused. |
| 12 | IN | power_in | Input supply pin; a bypass capacitor of 1μF to 10μF is sufficient, and is required if the device is more than six inches from the main input filter capacitor. |
| 13 | IN | power_in | Input supply pin; a bypass capacitor of 1μF to 10μF is sufficient, and is required if the device is more than six inches from the main input filter capacitor. |
| 14 | SHDN1 | input | Shutdown pin for Output 1; the output is off when pulled low, it can be driven by 5V logic or open-collector logic with pull-up resistors, and it must be connected to VIN if unused. |
| 15 | ADJ1 | input | Adjust input to the Output 1 error amplifier, internally clamped to ±7V, with a 30nA bias current flowing into the pin; output range is 1.22V to 20V referenced to ground. |
| 16 | GND | power_in | Ground pin; the Exposed Pad must be soldered to PCB ground for optimum thermal performance. |
| 17 | GND | power_in | Exposed pad is GND and must be soldered to PCB ground for optimum thermal performance. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | TSSOP-16-EP |
| Category | Interface ICs |
| Pins | 17 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| IN Pin Voltage | -20 | 20 | V | 2 | |||
| OUT1, OUT2 Pin Voltage | -20 | 20 | V | 2 | |||
| Input-to-Output Differential Voltage | -20 | 20 | V | 2 | |||
| ADJ1, ADJ2 Pin Voltage | -7 | 7 | V | 2 | |||
| BYP1, BYP2 Pin Voltage | -0.6 | 0.6 | V | 2 | |||
| SHDN1, SHDN2 Pin Voltage | -20 | 20 | V | 2 | |||
| Operating Junction Temperature Range | TJ | -40 | 125 | °C | 2 | ||
| Storage Temperature Range, FE package | -65 | 150 | °C | FE package | 2 | ||
| Lead Temperature (Soldering) | 300 | °C | 10 sec, FE package only | 2 | |||
| Minimum Input Voltage, Output 2 | 1.8 | 2.3 | V | ILOAD = 100mA, full temp range (l) | 3 | ||
| Minimum Input Voltage, Output 1 | 1.8 | 2.3 | V | ILOAD = 500mA, full temp range (l) | 3 | ||
| ADJ1, ADJ2 Pin Voltage | 1.205 | 1.22 | 1.235 | V | VIN = 2V, ILOAD = 1mA, full temp range (l) | 3 | |
| ADJ1, ADJ2 Pin Voltage, Output 2 | 1.19 | 1.22 | 1.25 | V | 2.3V < VIN < 20V, 1mA < ILOAD < 100mA, full temp range (l) | 3 | |
| ADJ1, ADJ2 Pin Voltage, Output 1 | 1.19 | 1.22 | 1.25 | V | 2.3V < VIN < 20V, 1mA < ILOAD < 500mA, full temp range (l) | 3 | |
| Line Regulation | 1 | 10 | mV | ΔVIN = 2V to 20V, ILOAD = 1mA, full temp range (l) | 3 | ||
| Load Regulation, Output 2 | 1 | 12 | mV | VIN = 2.3V, ΔILOAD = 1mA to 100mA | 3 | ||
| Load Regulation, Output 2 | 25 | mV | VIN = 2.3V, ΔILOAD = 1mA to 100mA, full temp range (l) | 3 | |||
| Load Regulation, Output 1 | 1 | 12 | mV | VIN = 2.3V, ΔILOAD = 1mA to 500mA | 3 | ||
| Load Regulation, Output 1 | 25 | mV | VIN = 2.3V, ΔILOAD = 1mA to 500mA, full temp range (l) | 3 | |||
| Dropout Voltage, Output 2 | 0.1 | 0.15 | V | VIN = VOUT(NOMINAL), ILOAD = 1mA | 3 | ||
| Dropout Voltage, Output 2 | 0.19 | V | VIN = VOUT(NOMINAL), ILOAD = 1mA, full temp range (l) | 3 | |||
| Dropout Voltage, Output 2 | 0.17 | 0.22 | V | VIN = VOUT(NOMINAL), ILOAD = 10mA | 3 | ||
| Dropout Voltage, Output 2 | 0.29 | V | VIN = VOUT(NOMINAL), ILOAD = 10mA, full temp range (l) | 3 | |||
| Dropout Voltage, Output 2 | 0.24 | 0.31 | V | VIN = VOUT(NOMINAL), ILOAD = 50mA | 3 | ||
| Dropout Voltage, Output 2 | 0.4 | V | VIN = VOUT(NOMINAL), ILOAD = 50mA, full temp range (l) | 3 | |||
| Dropout Voltage, Output 2 | 0.3 | 0.35 | V | VIN = VOUT(NOMINAL), ILOAD = 100mA | 3 | ||
| Dropout Voltage, Output 2 | 0.45 | V | VIN = VOUT(NOMINAL), ILOAD = 100mA, full temp range (l) | 3 | |||
| Dropout Voltage, Output 1 | 0.13 | 0.19 | V | VIN = VOUT(NOMINAL), ILOAD = 10mA | 3 | ||
| Dropout Voltage, Output 1 | 0.25 | V | VIN = VOUT(NOMINAL), ILOAD = 10mA, full temp range (l) | 3 | |||
| Dropout Voltage, Output 1 | 0.17 | 0.22 | V | VIN = VOUT(NOMINAL), ILOAD = 50mA | 3 | ||
| Dropout Voltage, Output 1 | 0.32 | V | VIN = VOUT(NOMINAL), ILOAD = 50mA, full temp range (l) | 3 | |||
| Dropout Voltage, Output 1 | 0.2 | 0.34 | V | VIN = VOUT(NOMINAL), ILOAD = 100mA | 3 | ||
| Dropout Voltage, Output 1 | 0.44 | V | VIN = VOUT(NOMINAL), ILOAD = 100mA, full temp range (l) | 3 | |||
| Dropout Voltage, Output 1 | 0.3 | 0.35 | V | VIN = VOUT(NOMINAL), ILOAD = 500mA | 3 | ||
| Dropout Voltage, Output 1 | 0.45 | V | VIN = VOUT(NOMINAL), ILOAD = 500mA, full temp range (l) | 3 | |||
| GND Pin Current, Output 2 | 20 | 45 | μA | VIN = VOUT(NOMINAL), ILOAD = 0mA, full temp range (l) | 3 | ||
| GND Pin Current, Output 2 | 55 | 90 | μA | VIN = VOUT(NOMINAL), ILOAD = 1mA, full temp range (l) | 3 | ||
| GND Pin Current, Output 2 | 230 | 400 | μA | VIN = VOUT(NOMINAL), ILOAD = 10mA, full temp range (l) | 3 | ||
| GND Pin Current, Output 2 | 1 | 2 | mA | VIN = VOUT(NOMINAL), ILOAD = 50mA, full temp range (l) | 3 | ||
| GND Pin Current, Output 2 | 2.2 | 4 | mA | VIN = VOUT(NOMINAL), ILOAD = 100mA, full temp range (l) | 3 | ||
| GND Pin Current, Output 1 | 30 | 75 | μA | VIN = VOUT(NOMINAL), ILOAD = 0mA, full temp range (l) | 3 | ||
| GND Pin Current, Output 1 | 65 | 120 | μA | VIN = VOUT(NOMINAL), ILOAD = 1mA, full temp range (l) | 3 | ||
| GND Pin Current, Output 1 | 1.1 | 1.6 | mA | VIN = VOUT(NOMINAL), ILOAD = 50mA, full temp range (l) | 3 | ||
| GND Pin Current, Output 1 | 2 | 3 | mA | VIN = VOUT(NOMINAL), ILOAD = 100mA, full temp range (l) | 3 | ||
| GND Pin Current, Output 1 | 5 | 8 | mA | VIN = VOUT(NOMINAL), ILOAD = 250mA, full temp range (l) | 3 | ||
| GND Pin Current, Output 1 | 11 | 16 | mA | VIN = VOUT(NOMINAL), ILOAD = 500mA, full temp range (l) | 3 | ||
| Ripple Rejection | 55 | 65 | dB | VIN = 2.72V (Avg), VRIPPLE = 0.5VP-P, fRIPPLE = 120Hz, ILOAD = Full Current | 3 | ||
| ADJ Pin Bias Current | 30 | 100 | nA | ADJ1, ADJ2 | 3 | ||
| Shutdown Threshold, Off to On | 0.25 | 0.8 | V | VOUT = Off to On, full temp range (l) | 3 | ||
| Shutdown Threshold, On to Off | 0.65 | 1.4 | V | VOUT = On to Off, full temp range (l) | 3 | ||
| SHDN1/SHDN2 Pin Current | 0 | 0.5 | μA | VSHDN1, VSHDN2 = 0V, full temp range (l) | 3 | ||
| SHDN1/SHDN2 Pin Current | 1 | 3 | μA | VSHDN1, VSHDN2 = 20V, full temp range (l) | 3 | ||
| Quiescent Current in Shutdown | 0.01 | 0.1 | μA | VIN = 6V, VSHDN1 = 0V, VSHDN2 = 0V | 3 | ||
| Current Limit, Output 2 | 110 | 200 | mA | VIN = 2.3V, ΔVOUT = -0.1V, full temp range (l) | 4 | ||
| Current Limit, Output 1 | 520 | 700 | mA | VIN = 2.3V, ΔVOUT = -0.1V, full temp range (l) | 4 | ||
| Input Reverse Leakage Current | 1 | mA | VIN = -20V, VOUT = 0V, full temp range (l) | 4 | |||
| Reverse Output Current | 5 | 10 | μA | VOUT = 1.22V, VIN < 1.22V | 4 | ||
| Thermal Resistance, Junction-to-Ambient (TSSOP, 2500mm² board, 2500mm² topside copper) | θJA | 38 | °C/W | FE 16-lead TSSOP, board area 2500mm², topside copper 2500mm², backside copper 2500mm² | 16 | ||
| Thermal Resistance, Junction-to-Ambient (TSSOP, 100mm² topside copper) | θJA | 60 | °C/W | FE 16-lead TSSOP, board area 2500mm², topside copper 100mm², backside copper 2500mm² | 16 | ||
| Thermal Resistance, Junction-to-Case (exposed pad) | θJC | 8 | °C/W | TSSOP, measured at exposed pad | 16 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | COPPER | Table 1. FE Package, 16-Lead TSSOP COPPER AREA | 16 |
CAD (KiCad official)
- Symbol:
LT3024EFE#PBF - Footprint:
Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm - 3D model: TSSOP-16-EP (KiCad packages3D, STEP)
- 3D model files:
lt3024efe-pbf-etched.step/lt3024efe-pbf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lt3024efe-pbf.step/lt3024efe-pbf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (20 pp, sha256
855a50cedf0b42bf, retrieved 2026-10-29, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).