component
LT3011EDD#PBF
Public Made by Adomby adom
Analog Devices Pre-ordered Chips, DFN-10-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownLT3011EDD#PBF
Analog Devices · Pre-ordered Chips · DFN-10-EP(3x3)
LT3011EDD#PBF from Analog Devices, in a DFN-10-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | power_out | Output supplies power to the load and requires a minimum 1μF output capacitor to prevent oscillations, with larger capacitors needed for large transient loads. |
| 2 | ADJ | input | Adjust pin is the error amplifier input, internally clamped to ±7V, with a 30nA bias current flowing into the pin, and sets the output range of 1.24V to 60V referenced to ground. |
| 3 | GND | power_in | Ground pin that must be connected directly to the exposed pad (pin 11) on the PC board for optimum electrical and thermal performance. |
| 4 | NC | unconnected | No internal connection; connecting this pin to a copper area provides a small improvement in thermal performance. |
| 5 | PWRGD | output | Open-collector power good flag indicates output is above 90% of nominal; no internal pull-up is present so an external pull-up resistor is required, and the maximum low-state pull-down current is 50μA. |
| 6 | CT | passive | Timing capacitor pin sets the delay between the output crossing the PWRGD threshold and PWRGD going high impedance, with 3μA charging current and a 1.67V PWRGD low-to-high voltage difference. |
| 7 | NC | unconnected | No internal connection; connecting this pin to a copper area provides a small improvement in thermal performance. |
| 8 | SHDN | input | Shutdown pin turns the output off when pulled low, may be driven by 5V logic or open-collector logic with a pull-up resistor, and must be tied to a logic high or VIN if unused. |
| 9 | NC | unconnected | No internal connection; connecting this pin to a copper area provides a small improvement in thermal performance. |
| 10 | IN | power_in | Input supply pin for the regulator, where a 1μF to 10μF bypass capacitor is sufficient if the device is more than six inches from the main input filter capacitor, and the device withstands reverse input voltages. |
| 11 | GND | power_in | Exposed pad is the ground connection and must be soldered to the PCB for electrical and thermal performance. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | DFN-10-EP(3x3) |
| Category | Interface ICs |
| Pins | 11 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Minimum Input Voltage (ILOAD = 50mA) | 2.8 | 4 | V | ILOAD = 50mA; l = -40°C to 125°C | 3 | ||
| ADJ Pin Voltage | 1.228 | 1.24 | 1.252 | V | VIN = 3V, ILOAD = 1mA | 3 | |
| ADJ Pin Voltage | 1.215 | 1.24 | 1.265 | V | 4V < VIN < 80V, 1mA < ILOAD < 50mA; l = -40°C to 125°C | 3 | |
| Line Regulation | 1 | 12 | mV | ΔVIN = 3V to 80V, ILOAD = 1mA; l = -40°C to 125°C | 3 | ||
| Load Regulation | 6 | 15 | mV | VIN = 4V, ΔILOAD = 1mA to 50mA | 3 | ||
| Load Regulation | 25 | mV | VIN = 4V, ΔILOAD = 1mA to 50mA; l = -40°C to 125°C | 3 | |||
| Dropout Voltage (ILOAD = 1mA) | 100 | 150 | mV | VIN = VOUT(NOMINAL), ILOAD = 1mA | 3 | ||
| Dropout Voltage (ILOAD = 1mA) | 190 | mV | VIN = VOUT(NOMINAL), ILOAD = 1mA; l = -40°C to 125°C | 3 | |||
| Dropout Voltage (ILOAD = 10mA) | 200 | 260 | mV | VIN = VOUT(NOMINAL), ILOAD = 10mA | 3 | ||
| Dropout Voltage (ILOAD = 10mA) | 350 | mV | VIN = VOUT(NOMINAL), ILOAD = 10mA; l = -40°C to 125°C | 3 | |||
| Dropout Voltage (ILOAD = 50mA) | 300 | 370 | mV | VIN = VOUT(NOMINAL), ILOAD = 50mA | 3 | ||
| Dropout Voltage (ILOAD = 50mA) | 550 | mV | VIN = VOUT(NOMINAL), ILOAD = 50mA; l = -40°C to 125°C | 3 | |||
| GND Pin Current (ILOAD = 0mA) | 46 | 90 | μA | VIN = VOUT(NOMINAL), ILOAD = 0mA | 3 | ||
| GND Pin Current (ILOAD = 1mA) | 105 | 200 | μA | VIN = VOUT(NOMINAL), ILOAD = 1mA | 3 | ||
| GND Pin Current (ILOAD = 10mA) | 410 | 700 | μA | VIN = VOUT(NOMINAL), ILOAD = 10mA | 3 | ||
| GND Pin Current (ILOAD = 50mA) | 1.9 | 3.3 | mA | VIN = VOUT(NOMINAL), ILOAD = 50mA | 3 | ||
| ADJ Pin Bias Current | 30 | 100 | nA | 3 | |||
| Shutdown Threshold (Off to On) | 1.3 | 2 | V | VOUT = Off to On | 3 | ||
| Shutdown Threshold (On to Off) | 0.3 | 1.1 | V | VOUT = On to Off | 3 | ||
| SHDN Pin Current | 0.5 | 2 | μA | VSHDN = 0V | 3 | ||
| SHDN Pin Current | 0.1 | 0.5 | μA | VSHDN = 6V | 3 | ||
| Quiescent Current in Shutdown | 1 | 5 | μA | VIN = 6V, VSHDN = 0V | 3 | ||
| PWRGD Trip Point | 85 | 90 | 94 | % | % of nominal output voltage, output rising; l = -40°C to 125°C | 3 | |
| PWRGD Output Low Voltage | 140 | 250 | mV | IPWRGD = 50μA; l = -40°C to 125°C | 3 | ||
| CT Pin Charging Current | 3 | 6 | μA | l = -40°C to 125°C | 3 | ||
| Ripple Rejection | 65 | 85 | dB | VIN = 7V (Avg), VRIPPLE = 0.5VP-P, fRIPPLE = 120Hz, ILOAD = 50mA | 3 | ||
| Current Limit | 60 | mA | VIN = 7V, VOUT = 0V; l = -40°C to 125°C | 3 | |||
| Current Limit | 140 | mA | VIN = 4V, ΔVOUT = -0.1V (Note 2) | 3 | |||
| Input Reverse Leakage Current | 6 | mA | VIN = -80V, VOUT = 0V; l = -40°C to 125°C | 3 | |||
| Reverse Output Current | 8 | 15 | μA | VOUT = 1.24V, VIN < 1.24V (Note 2) | 3 | ||
| IN Pin Voltage | -80 | 80 | V | 2 | |||
| OUT Pin Voltage | -60 | 60 | V | 2 | |||
| Input-to-Output Differential Voltage | -80 | 80 | V | 2 | |||
| ADJ Pin Voltage | -7 | 7 | V | 2 | |||
| SHDN Pin Voltage | -80 | 80 | V | 2 | |||
| CT Pin Voltage | -0.5 | 7 | V | 2 | |||
| PWRGD Pin Voltage | -0.5 | 80 | V | 2 | |||
| Storage Temperature Range | -65 | 150 | °C | 2 | |||
| Operating Junction Temperature Range | -40 | 125 | °C | LT3011E, LT3011I (listed under Absolute Maximum Ratings, Notes 3, 10, 11) | 2 | ||
| Junction-to-Ambient Thermal Resistance | θJA | 43 | °C/W | DD package (10-pin 3mm × 3mm DFN) | 2 | ||
| Junction-to-Case Thermal Resistance | θJC | 16 | °C/W | DD package, measured at exposed pad | 2 | ||
| Junction-to-Ambient Thermal Resistance (measured, DFN board) | θJA | 52 | 64 | °C/W | DFN measured on 3/32" FR-4, 1 oz copper; copper area 2500 sq mm to 100 sq mm | 11 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | These pins have no internal connection. Connecting NC pins to a copper area for heat dissipation provides a small | 8 |
CAD (KiCad official)
- Symbol:
LT3011EDD#PBF - Footprint:
Package_DFN_QFN:DFN-10-1EP_3x3mm_P0.5mm_EP1.55x2.48mm - 3D model: DFN-10-EP(3x3) (KiCad packages3D, STEP)
- 3D model files:
lt3011edd-pbf-etched.step/lt3011edd-pbf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lt3011edd-pbf.step/lt3011edd-pbf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (16 pp, sha256
b1ddfb1dd8b9b0e2, retrieved 2026-10-30, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).