main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers lt1999cs8-10-pbf: viewers · Ray 3d ago
lt1999cs8-10-pbf-etched.glb Publish 0.1.0 · Ray 3d ago
lt1999cs8-10-pbf-etched.step lt1999cs8-10-pbf: factory component page (tier=mfr) · Ray 3d ago
lt1999cs8-10-pbf-hero.glb lt1999cs8-10-pbf: hero GLB from the etched model (keeps the MPN mark) · Ray 3d ago
lt1999cs8-10-pbf-hero.overlay.json Publish 0.1.0 · Ray 3d ago
lt1999cs8-10-pbf.glb Publish 0.1.0 · Ray 3d ago
lt1999cs8-10-pbf.kicad_mod Publish 0.1.0 · Ray 3d ago
lt1999cs8-10-pbf.kicad_sym Publish 0.1.0 · Ray 3d ago
lt1999cs8-10-pbf.lbr Publish 0.1.0 · Ray 3d ago
lt1999cs8-10-pbf.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Publish 0.1.0 · Ray 3d ago
verification.json Verified: Published by the parts factory: tier mfr, 8 pins · Ray 3d ago

LT1999CS8-10#PBF

Analog Devices · Operational Amplifier · SOIC-8

LT1999CS8-10#PBF from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 V+ power_in Power supply voltage, tied internally to pin 4, specified for 4.5V to 5.5V operation (not tested below 4.5V).
2 +IN input Positive sense input pin, with common mode range of -5V to 80V.
3 -IN input Negative sense input pin, with common mode range of -5V to 80V.
4 V+ power_in Power supply voltage, tied internally to pin 1, specified for 4.5V to 5.5V operation (not tested below 4.5V).
5 GND power_in Ground pin.
6 REF input Reference pin input that sets the output common mode level, defaulting to mid-supply via two 160k resistors and overdrivable by an external source able to drive 80k.
7 OUT output Voltage output, VOUT = AV*(VSENSE ± VOSI), drives up to 200pF directly; use at least 100 ohm series resistor for larger capacitive loads.
8 SHDN input Shutdown pin that places the part in low power shutdown when pulled within 0.5V of GND, with an internal 2µA pull-up selecting active state when floating.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-8
Category Amplifiers
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Full-Scale Input Sense Voltage LT1999-10 VSENSE -0.35 0.35 V VSENSE = V+IN, V-IN 4
CM Input Voltage Range VCM -5 80 V 4
Differential Input Impedance RIN(DIFF) 6.4 8 9.6 kΩ ΔVINDIFF = ±2V/Gain 4
CM Input Impedance RINCM 5 20 MΩ ΔVCM = 5.5V to 80V 4
CM Input Impedance RINCM 3.6 4.8 6 kΩ ΔVCM = -5V to 4.5V 4
Input Referred Voltage Offset VOSI -750 750 μV 4
Input Referred Voltage Offset (full temperature range) VOSI -1500 1500 μV over full operating temperature range 4
Gain LT1999-10 AV 9.95 10 10.05 V/V LT1999-10 4
Gain Error AV Error -0.5 0.2 0.5 % ΔVOUT = ±2V 4
Input Bias Current IB 100 137.5 175 μA VCM > 5.5V 4
Input Bias Current IB -2.35 -1.95 -1.5 mA VCM = -5V 4
Input Bias Current IB 0.001 2.5 μA VSHDN = 0.5V, 0V < VCM < 80V 4
Input Offset Current IOS -1 1 μA VCM > 5.5V 4
Input Offset Current IOS -10 10 μA VCM = -5V 4
Input Offset Current IOS -2.5 2.5 μA VSHDN = 0.5V, 0V < VCM < 80V 4
Supply Rejection Ratio PSRR 68 77 dB V+ = 4.5V to 5.5V 4
Common Mode Rejection CMRR 96 105 dB VCM = -5V to 80V 4
Common Mode Rejection CMRR 96 120 dB VCM = -5V to 5.5V 4
Common Mode Rejection CMRR 75 90 dB VCM = 12V, 7VP-P, f = 100kHz 4
Common Mode Rejection CMRR 80 100 dB VCM = 0V, 7VP-P, f = 100kHz 4
REF Pin Rejection LT1999-10 REFRR 62 70 dB V+ = 5.5V, ΔVREF = 3.0V 4
REF Pin Input Impedance RREF 60 80 100 kΩ 4
REF Pin Input Impedance RREF 0.15 0.4 0.65 MΩ VSHDN = 0.5V 4
REF Open Circuit Voltage VREF 2.45 2.5 2.55 V 4
REF Open Circuit Voltage VREF 1 2.5 2.75 V VSHDN = 0.5V 4
REF Pin Input Range LT1999-10 VREFR 1.25 V LT1999-10 (max printed as V+, 1.25) 4
SHDN Pin Pull-Up Current ISHDN -6 -2 μA V+ = 5.5V, VSHDN = 0V 5
SHDN Pin Input Low VIL 0.5 V 5
Supply Voltage VS 4.5 5 5.5 V 5
Supply Current IS 1.55 1.9 mA VCM > 5.5V 5
Supply Current IS 5.8 7.1 mA VCM = -5V 5
Supply Current IS 3 10 μA V+ = 5.5V, VSHDN = 0.5V, VCM > 0V 5
Sourcing Output Current ISRC 6 31 40 mA RLOAD = 50Ω to GND 5
Sinking Output Current ISNK 15 26 40 mA RLOAD = 50Ω to V+ 5
Output Swing High (wrt V+) VOUT 125 250 mV RLOAD = 1kΩ to Mid-Supply 5
Output Swing High (wrt V+) VOUT 5 125 mV RLOAD = Open 5
Output Swing Low (wrt V-) VOUT 250 400 mV RLOAD = 1kΩ to Mid-Supply 5
Output Swing Low (wrt V-) VOUT 150 225 mV RLOAD = Open 5
Differential Input Voltage +IN to -IN -60 60 V 10ms (Notes 1, 3) 2
+IN to GND, -IN to GND -5.25 88 V Note 2 2
Total Supply Voltage (V+ to GND) 6 V 2
Junction Temperature TJMAX 150 °C 2
Storage Temperature Range -65 150 °C 2
Operating Ambient Temperature LT1999C -40 85 °C Note 5 2
Specified Temperature Range LT1999C 0 70 °C Note 6 2
Thermal Resistance Junction to Ambient, S8 θJA 190 °C/W S8 package, 8-lead SO 2
Input Referred Voltage Offset Drift ΔVOSI/ΔT 5 μV/°C 4
Differential Input Referred Noise Voltage Density en 97 nV/√Hz f = 10kHz 4
Differential Input Referred Noise Voltage en 8 μVP-P f = 0.1Hz to 10Hz 4
Small Signal Bandwidth LT1999-10 f3dB 2 MHz LT1999-10 5
Slew Rate SR 3 V/μs 5
Settling Time due to Input Step ts 2.5 μs ΔVOUT = ±2V, 0.5% Settling 5
Common Mode Step Recovery Time LT1999-10 tr 0.8 μs ΔVCM = ±50V, 20ns (Note 10) 5
Output Impedance RO 0.15 Ω ΔIO = ±2mA 5
Turn-On Time tON 1 μs VSHDN = 0V to 5V 5
Turn-Off Time tOFF 1 μs VSHDN = 5V to 0V 5

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing PC LT1999MPS8-20#PBF LT1999MPS8-20#TRPBF 99MP20 8-Lead Plastic SO -55°C to 150°C LT1999CMS8-50#PBF LT1999CMS8-50#TRPBF LTFPC 8-Lead Plastic MSOP 0°C to 70°C 3

CAD (KiCad official)

  • Symbol: LT1999CS8-10#PBF
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: lt1999cs8-10-pbf-etched.step / lt1999cs8-10-pbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lt1999cs8-10-pbf.step / lt1999cs8-10-pbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (28 pp, sha256 524fa5803afdb9fd, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF