main
Ray Publish 0.1.0 bc61df1 8d ago

LT1761IS5-3#TRMPBF

Analog Devices · Linear Voltage Regulators (LDO) · TSOT-23-5

LT1761IS5-3#TRMPBF from Analog Devices, in a TSOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Input pin that supplies power to the device over a 1.8V to 20V input range, with a 1μF to 10μF bypass capacitor recommended when the device is more than six inches from the main input filter capacitor.
2 GND power_in Ground reference pin for the regulator.
3 SHDN input Shutdown pin that switches the output off when pulled low, can be driven by 5V logic or an open-collector gate with a pull-up resistor, and must be connected to VIN if unused.
4 BYP passive Bypass pin clamped internally to ±0.6V from ground, where a capacitor up to 0.01μF from OUT lowers output noise to a typical 20μVRMS over 10Hz to 100kHz and the pin must be left unconnected if not used.
5 OUT power_out Output pin that supplies the load at up to 100mA, requiring a minimum 1μF output capacitor to prevent oscillations.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package TSOT-23-5
Category Power Management ICs
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Regulated Output Voltage LT1761-3 VOUT 2.96 3 3.04 V VIN = 3.5V, ILOAD = 1mA 4
Regulated Output Voltage LT1761-3 VOUT 2.93 3 3.07 V 4V < VIN < 20V, 1mA < ILOAD < 50mA 4
Regulated Output Voltage LT1761-3 VOUT 2.9 3 3.09 V 4V < VIN < 20V, 1mA < ILOAD < 100mA 4
Minimum Input Voltage VIN(MIN) 1.8 2.3 V ILOAD = 100mA 4
Absolute Maximum IN Pin Voltage VIN -20 20 V 2
Absolute Maximum Input to Output Differential Voltage VIN-VOUT -20 20 V 2
Absolute Maximum SHDN Pin Voltage VSHDN -20 20 V 2
Operating Junction Temperature Range (I Grade) TJ -40 125 °C I Grade 2
Storage Temperature Range TSTG -65 150 °C 2
Lead Temperature (Soldering, 10 sec) 300 °C Soldering, 10 sec 2
Dropout Voltage VDROPOUT 0.1 0.15 V ILOAD = 1mA 5
Dropout Voltage VDROPOUT 0.1 0.19 V ILOAD = 1mA (full operating temperature range) 5
Dropout Voltage VDROPOUT 0.17 0.22 V ILOAD = 10mA 5
Dropout Voltage VDROPOUT 0.17 0.29 V ILOAD = 10mA (full operating temperature range) 5
Dropout Voltage VDROPOUT 0.24 0.28 V ILOAD = 50mA 5
Dropout Voltage VDROPOUT 0.24 0.38 V ILOAD = 50mA (full operating temperature range) 5
Dropout Voltage VDROPOUT 0.3 0.35 V ILOAD = 100mA 5
Dropout Voltage VDROPOUT 0.3 0.45 V ILOAD = 100mA (full operating temperature range) 5
GND Pin Current IGND 20 45 μA VIN = VOUT(NOMINAL), ILOAD = 0mA 6
GND Pin Current IGND 55 100 μA VIN = VOUT(NOMINAL), ILOAD = 1mA 6
GND Pin Current IGND 230 400 μA VIN = VOUT(NOMINAL), ILOAD = 10mA 6
GND Pin Current IGND 1 2 mA VIN = VOUT(NOMINAL), ILOAD = 50mA 6
GND Pin Current IGND 2.2 4 mA VIN = VOUT(NOMINAL), ILOAD = 100mA 6
Line Regulation LT1761-3 1 10 mV ΔVIN = 3.5V to 20V, ILOAD = 1mA 4
Quiescent Current in Shutdown IQ(SHDN) 0.01 0.1 μA VIN = 6V, VSHDN = 0V 6
Output Voltage Noise VN 20 μVRMS COUT = 10μF, CBYP = 0.01μF, ILOAD = 100mA, BW = 10Hz to 100kHz 6
Current Limit ILIM 110 200 mA VIN = VOUT(NOMINAL) + 1V or 2.3V (Note 12), ΔVOUT = -5% 6
Input Reverse Leakage Current IR 1 mA VIN = -20V, VOUT = 0V 6
Reverse Output Current LT1761-3 IRO 10 20 μA VOUT = 3V, VIN < 3V 6
Ripple Rejection RR 55 65 dB VIN, VOUT = 1.5V (Avg), VRIPPLE = 0.5VP-P, fRIPPLE = 120Hz, ILOAD = 50mA 6
Thermal Resistance Junction-to-Ambient (package header) θJA 250 °C/W Package header value 2
Thermal Resistance Junction-to-Ambient (measured, 2500mm2 board and copper) θJA 125 °C/W 2500mm2 topside copper, 2500mm2 backside copper, 2500mm2 board area 17

CAD (KiCad official)

  • Symbol: LT1761IS5-3#TRMPBF
  • Footprint: Package_TO_SOT_SMD:TSOT-23-5
  • 3D model: TSOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: lt1761is5-3-trmpbf-etched.step / lt1761is5-3-trmpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lt1761is5-3-trmpbf.step / lt1761is5-3-trmpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (22 pp, sha256 5e4fc36c022415d2, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF