LT1719CS6#TRMPBF from Analog Devices, in a TSOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	-IN	input	Inverting input of the comparator; common mode range extends from 100mV below V- to 1.2V below V+.
2	V-	power_in	Negative supply, usually grounded; total V+ to V- supply is 2.7V to 6V (7V absolute maximum).
3	+IN	input	Noninverting input of the comparator; common mode range extends from 100mV below V- to 1.2V below V+.
4	V+	power_in	Positive supply voltage; V+ to V- is 2.7V to 6V (7V absolute maximum).
5	OUT	output	Rail-to-rail comparator output, TTL/CMOS compatible, with continuous output current rated ±20mA.
6	SHDN	input	Shutdown control; pull to ground to enable the comparator, logic high disables it, and an open circuit gives shutdown.

Key specifications

Parameter	Value
Manufacturer	Analog Devices
Package	TSOT-23-6
Category	Operational Amplifier/Comparator
Pins	6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Supply Voltage (S6)	V+, V-	2.7		6	V	LT1719CS6 only	3
Input Trip Point VTRIP+	VTRIP+	-1.5		5.5	mV	Note 3	3
Input Trip Point VTRIP-	VTRIP-	-5.5		1.5	mV	Note 3	3
Input Offset Voltage	VOS		0.4	2.5	mV	Note 3, 25°C	3
Input Offset Voltage (full temp)	VOS			3.5	mV	Note 3, over full operating temperature range	3
Input Hysteresis Voltage	VHYST	2	3.5	7	mV	Note 3	3
Input Bias Current	IB	-6	-2.5	0	μA		3
Input Offset Current	IOS		0.2	0.6	μA		3
Common Mode Rejection Ratio (S6)	CMRR	55	65		dB	Note 5	3
Power Supply Rejection Ratio (S6)	PSRR	65	80		dB	Note 7	3
Output Low Voltage	VOL			0.4	V	ISINK = 10mA, VIN = VTRIP-, 10mV	3
Propagation Delay 20mV overdrive (S6)	tPD20		4.5	8	ns	VOVERDRIVE = 20mV (Note 9), V- = 0V	3
Propagation Delay 5mV overdrive (S6)	tPD5		7	13	ns	VOVERDRIVE = 5mV (Notes 9, 10), V- = 0V	3
Propagation Delay Skew	tSKEW		0.5	1.5	ns	Note 11	3
Supply Current (S6) V+ = 5V	I+		4.6	9	mA	V+ = 5V	4
Supply Current (S6) V+ = 3V	I+		4.2	7	mA	V+ = 3V	4
Shutdown Pin Current 5V	ISHDN5	-300	-110	-30	μA	+VS or V+ = 5V	4
Shutdown Pin Current 3V	ISHDN3	-200	-80	-20	μA	+VS or V+ = 3V	4
Disabled Supply Current (S6)	I+S		7	80	μA	V+ = 6V, VSHDN = +VS, 0.5V	4
Disabled Supply Current, SHDN open (S6)	I+O		0.2	40	μA	V+ = 6V, Shutdown Pin Open	4
Input Offset Voltage Drift	ΔVOS/ΔT		10		μV/°C		3
Output Rise Time	tr		2.5		ns	10% to 90%	3
Output Fall Time	tf		2.2		ns	90% to 10%	3
Output Timing Jitter tPD+	tJITTER		15		psRMS	VIN = 1.2VP-P (6dBm), ZIN = 50Ω, f = 20MHz	3
Output Timing Jitter tPD-	tJITTER		11		psRMS	VIN = 1.2VP-P (6dBm), ZIN = 50Ω, f = 20MHz	3
Maximum Toggle Frequency 3V	fMAX		70		MHz	VOVERDRIVE = 50mV, +VS or V+ = 3V	3
Maximum Toggle Frequency 5V	fMAX		62.5		MHz	VOVERDRIVE = 50mV, +VS or V+ = 5V	3
Turn-Off Delay Time	tOFF		75		ns	to ZOUT ≥10kΩ	3
Wake-Up Delay Time	tON		350		ns	to VOH or VOL, ILOAD = 1mA	3
Supply Voltage V+ to V- (S6)	V+ to V-			7	V	LT1719S6	2
Input Current		-10		10	mA	+IN, -IN or SHDN	2
Output Current (Continuous)		-20		20	mA		2
Operating Temperature Range C-Grade		0		70	°C	C-Grade	2
Junction Temperature	TJMAX			150	°C		2
Storage Temperature Range		-65		150	°C		2
Lead Temperature (Soldering, 10 sec)				300	°C	10 sec	2
Thermal Resistance Junction to Ambient (S6)	θJA		230		°C/W	S6 package, 6-lead TSOT-23	2

CAD (KiCad official)

Symbol: LT1719CS6#TRMPBF
Footprint: Package_TO_SOT_SMD:TSOT-23-6
3D model: TSOT-23-6 (KiCad packages3D, STEP)
3D model files: lt1719cs6-trmpbf-etched.step / lt1719cs6-trmpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lt1719cs6-trmpbf.step / lt1719cs6-trmpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Analog Devices datasheet (22 pp, sha256 e13453203db96748, retrieved 2026-10-31, tier: manufacturer)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

LT1719CS6#TRMPBF

Verified LT1719CS6#TRMPBF

Verification log 1 record

3D Model

Symbol & Footprint

Schematic Symbol

PCB Footprint

Datasheet

README