Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LT1716CS5#TRMPBF

Analog Devices · Comparators · TSOT-23-5

LT1716CS5#TRMPBF from Analog Devices, in a TSOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output The output stage can drive loads connected to a supply more positive than V+, with the output pulled up to 44V above V- regardless of V+, and includes a class B internal pull-up current source so no external pull-up resistor is needed.
2 V- power_in Negative supply pin; the LT1716 operates from a total supply of 2.7V to 44V (V+ to V-), and single-supply operation uses V- = 0V.
3 +IN input Non-inverting comparator input whose common-mode range is 0.5V to 44V above V-, and which can be taken 5V below V- without phase reversal when the other input is within range.
4 -IN input Inverting comparator input with the same range as +IN, 0.5V to 44V above V-, with internal resistors protecting against faults up to 5V below V-; the maximum differential input voltage is 44V.
5 V+ power_in Positive supply pin; the LT1716 operates from 2.7V to 44V total supply and tolerates reverse battery voltages of up to 20V.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package TSOT-23-5
Category Operational Amplifier/Comparator
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Offset Voltage VOS 300 1600 µV 0.5V < VCM < (VCC, 1V), TA = 25°C 3
Input Offset Voltage VOS 2100 µV 0°C < TA < 70°C 3
Input Offset Voltage VOS 2500 µV -40°C < TA < 85°C 3
Input Offset Current IOS 3 15 nA VCM = V+/2 3
Input Offset Current IOS 1.3 µA VCM = 0V 3
Input Bias Current IB 20 35 nA VCM = V+/2, TA = 25°C 3
Input Bias Current IB 50 nA VCM = V+/2, 0°C < TA < 70°C 3
Input Bias Current IB 75 nA VCM = V+/2, -40°C < TA < 85°C 3
Input Bias Current IB 2 13 nA V+ = 0V, VCM = 44V 3
Input Bias Current IB 6 9 µA VCM = 44V 3
Input Bias Current IB 1 1.4 mA VCM = -5V 3
Input Voltage Range 0.5 44 V 3
Common Mode Rejection Ratio CMRR 89 110 dB 0.5V ≤ VCM < (V+, 1V) 3
Power Supply Rejection Ratio PSRR 95 110 dB V- = 0V, VCM = 1.5V; 2.7V < V+ < 36V 3
Minimum Operating Supply Voltage 2.4 2.7 V 3
Large-Signal Voltage Gain AVOL 200 500 V/mV RL = 1k; 1V < VOUT < 4V 3
Supply Current IS 35 50 µA V+ = 3V, RL = Open, VO = High, TA = 25°C 3
Supply Current IS 65 µA V+ = 3V, RL = Open, VO = High, -40°C < TA < 85°C 3
Supply Current IS 35 55 µA V+ = 5V, RL = Open, VO = High, TA = 25°C 3
Supply Current IS 75 µA V+ = 5V, RL = Open, VO = High, -40°C < TA < 85°C 3
Output Sink Current ISC- 10 20 mA VOVERDRIVE > 30mV 3
Output Source Current ISC+ 60 85 µA VOVERDRIVE = 5mV, VOUT = 1V 3
Output Voltage Swing Low (referred to V-) VOL 20 35 mV ISINK = 0mA, VOVERDRIVE = -10mV 3
Output Voltage Swing Low (referred to V-) VOL 75 110 mV ISINK = 0.1mA 3
Output Voltage Swing Low (referred to V-) VOL 200 300 mV ISINK = 1mA 3
Output Voltage Swing Low (referred to V-) VOL 550 900 mV ISINK = 5mA 3
Output Voltage Swing High (referred to V+) VOH 30 55 mV ISOURCE = 0µA, VOVERDRIVE = 10mV 3
Output Voltage Swing High (referred to V+) VOH 130 185 mV ISOURCE = 10µA 3
Leakage Current 0.5 2 µA VOUT = 40V, VOVERDRIVE > 100mV 3
Propagation Delay 3 5.5 µs VOVERDRIVE > 100mV, RLOAD = 10k 3
Input Offset Voltage VOS 300 1500 µV -14.5V < VCM < 14V, TA = 25°C 4
Input Offset Voltage VOS 2000 µV 0°C < TA < 70°C 4
Input Offset Voltage VOS 2400 µV -40°C < TA < 85°C 4
Input Offset Current IOS 3 15 nA VCM = 0V 4
Input Offset Current IOS 0.9 µA VCM = 29V 4
Input Bias Current IB 30 50 nA VCM = 0V, TA = 25°C 4
Input Bias Current IB 60 nA VCM = 0V, 0°C < TA < 70°C 4
Input Bias Current IB 100 nA VCM = 0V, -40°C < TA < 85°C 4
Input Bias Current IB 6 9 µA VCM = 29V 4
Input Bias Current IB 3 13 µA VCM = -15V 4
Input Voltage Range -14.5 14 V 4
Common Mode Rejection Ratio CMRR 92 110 dB -14.5V < VCM < 14V 4
Power Supply Rejection Ratio PSRR 90 110 dB VS = ±1.35V to ±22V 4
Minimum Operating Supply Voltage 2.4 2.7 V 4
Large-Signal Voltage Gain AVOL 500 1000 V/mV RL = 6k; -14V < VOUT < 14V 4
Supply Current IS 40 95 µA VS = ±15V, RL = Open, VO = High 4
Output Sink Current ISC- 10 20 mA VOVERDRIVE > 30mV 4
Output Source Current ISC+ 70 105 µA VOVERDRIVE = 5mV, VOUT = -14V 4
Output Voltage Swing High (referred to V+) VOH 45 75 mV ISOURCE = 0µA, VOVERDRIVE = 10mV 4
Output Voltage Swing High (referred to V+) VOH 140 210 mV ISOURCE = 10µA 4
Leakage Current 0.6 2 µA VOUT = 25V, VOVERDRIVE > 100mV 4
Propagation Delay 5.5 9 µs VOVERDRIVE > 100mV, RLOAD = 10k 4
Supply Voltage (V+ to V-) 44 V 2
Differential Input Voltage 44 V 2
Input Voltage -5 44 V 2
Operating Temperature Range (LT1716C/LT1716I) -40 85 °C 2
Maximum Junction Temperature TJMAX 150 °C 2
Storage Temperature Range -65 150 °C 2
Lead Temperature (Soldering, 10 sec) 300 °C 10 sec soldering 2
Thermal Resistance, Junction-to-Ambient θJA 250 °C/W 2

CAD (KiCad official)

  • Symbol: LT1716CS5#TRMPBF
  • Footprint: Package_TO_SOT_SMD:TSOT-23-5
  • 3D model: TSOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: lt1716cs5-trmpbf-etched.step / lt1716cs5-trmpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lt1716cs5-trmpbf.step / lt1716cs5-trmpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (14 pp, sha256 96e2b6f12109bcbb, retrieved 2026-10-29, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF