component
LT1461CCS8-4#PBF
Public Made by Adomby adom
Analog Devices Voltage References, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownLT1461CCS8-4#PBF
Analog Devices · Voltage References · SO-8
LT1461CCS8-4#PBF from Analog Devices, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | DNC | unconnected | Do Not Connect: the datasheet marks this pin DNC and it must be left unconnected. |
| 2 | VIN | power_in | Supply input; the datasheet requires (VOUT + 0.3V) ≤ VIN ≤ 20V, with an absolute maximum of 20V. |
| 3 | SHDN | input | Active-low shutdown input: pulling below 0.8V (max logic low) shuts off load current, while leaving it open or driving it to at least 2.4V (min logic high) keeps the reference operating normally. |
| 4 | GND | power_in | Ground reference for the reference and the output short-circuit condition (VOUT shorted to GND). |
| 5 | DNC | unconnected | Do Not Connect: the datasheet marks this pin DNC and it must be left unconnected. |
| 6 | VOUT | power_out | Reference output, rated for 50mA minimum sourcing with 100mA short-circuit current limit and indefinite short-circuit duration; use a 1µF capacitor for loads ≤1mA and 2µF or greater for loads up to 75mA. |
| 7 | DNC | unconnected | Do Not Connect: the datasheet marks this pin DNC and it must be left unconnected. |
| 8 | DNC | unconnected | Do Not Connect: the datasheet marks this pin DNC and it must be left unconnected. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | SO-8 |
| Category | Power Management ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Output Voltage accuracy (LT1461CCS8, 4.096V option) | -0.08 | 0.08 | % | 0°C to 70°C; VIN-VOUT = 0.5V, Pin 3 = 2.4V, CL = 2µF | 3 | ||
| Output Voltage Temperature Coefficient | 5 | 12 | ppm/°C | l (0°C to 70°C), C grade | 3 | ||
| Line Regulation | 2 | 12 | ppm/V | (VOUT + 0.5V) ≤ VIN ≤ 20V | 4 | ||
| Load Regulation Sourcing | 12 | 40 | ppm/mA | VIN = VOUT + 2.5V, 0 ≤ IOUT ≤ 50mA | 4 | ||
| Dropout Voltage | VIN-VOUT | 0.06 | 0.3 | V | VOUT error = 0.1%, IOUT = 0mA | 4 | |
| Dropout Voltage | VIN-VOUT | 0.13 | 0.4 | V | VOUT error = 0.1%, IOUT = 1mA | 4 | |
| Dropout Voltage | VIN-VOUT | 0.2 | V | VOUT error = 0.1%, IOUT = 10mA | 4 | ||
| Dropout Voltage | VIN-VOUT | 1.5 | 2 | V | VOUT error = 0.1%, IOUT = 50mA (I and C grades only) | 4 | |
| Shutdown Pin Logic High Input Voltage | 2.4 | V | 4 | ||||
| Shutdown Pin Logic Low Input Voltage | 0.5 | 0.8 | V | 4 | |||
| Shutdown Pin Logic High Input Current | 2 | 15 | µA | Pin 3 = 2.4V | 4 | ||
| Shutdown Pin Logic Low Input Current | 4 | µA | Pin 3 = 0.8V | 4 | |||
| Supply Current, No Load | 35 | 50 | µA | No load | 4 | ||
| Shutdown Current | 25 | 35 | µA | RL = 1k | 4 | ||
| Input Voltage | VIN | 20 | V | 2 | |||
| Operating Temperature Range | TOP | -40 | 125 | °C | Guaranteed functional (Note 2) | 2 | |
| Specified Temperature Range (Commercial) | 0 | 70 | °C | CCS8 commercial grade | 2 | ||
| Storage Temperature Range | TSTG | -65 | 150 | °C | Note 3 | 2 | |
| Maximum Junction Temperature | TJMAX | 150 | °C | 2 | |||
| Thermal Resistance, Junction to Ambient (SO-8) | θJA | 190 | °C/W | Note 3 | 2 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| housing | PC | to PC board stress because of the small amount of plastic | 11 |
CAD (KiCad official)
- Symbol:
LT1461CCS8-4#PBF - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SO-8 (KiCad packages3D, STEP)
- 3D model files:
lt1461ccs8-4-pbf-etched.step/lt1461ccs8-4-pbf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lt1461ccs8-4-pbf.step/lt1461ccs8-4-pbf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (18 pp, sha256
dcc2277edeb5e99d, retrieved 2026-10-31, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).