main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers lt1460mhs8-5-pbf: viewers · Ray 8d ago
lt1460mhs8-5-pbf-etched.glb Publish 0.1.0 · Ray 8d ago
lt1460mhs8-5-pbf-etched.step lt1460mhs8-5-pbf: factory component page (tier=mfr) · Ray 8d ago
lt1460mhs8-5-pbf-hero.glb lt1460mhs8-5-pbf: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
lt1460mhs8-5-pbf-hero.overlay.json Publish 0.1.0 · Ray 8d ago
lt1460mhs8-5-pbf.glb Publish 0.1.0 · Ray 8d ago
lt1460mhs8-5-pbf.kicad_mod Publish 0.1.0 · Ray 8d ago
lt1460mhs8-5-pbf.kicad_sym Publish 0.1.0 · Ray 8d ago
lt1460mhs8-5-pbf.lbr Publish 0.1.0 · Ray 8d ago
lt1460mhs8-5-pbf.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago
verification.json Verified: Published by the parts factory: tier mfr, 8 pins · Ray 8d ago

LT1460MHS8-5#PBF

Analog Devices · Voltage References · SO-8

LT1460MHS8-5#PBF from Analog Devices, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DNC unconnected Connected internally; do not connect external circuitry to this pin.
2 VIN power_in Input supply; absolute maximum 30V, reverse voltage -15V, and the part will not conduct current on reverse battery connection.
3 DNC unconnected Connected internally; do not connect external circuitry to this pin.
4 GND power_in Ground reference for the input and the 5V reference output.
5 DNC unconnected Connected internally; do not connect external circuitry to this pin.
6 VOUT power_out Reference output (5V for the -5 version) that supplies a minimum of 20mA and requires no output compensation capacitor.
7 DNC unconnected Connected internally; do not connect external circuitry to this pin.
8 DNC unconnected Connected internally; do not connect external circuitry to this pin.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SO-8
Category Power Management ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output Voltage VOUT 4.99 5.01 V LT1460MHS8-5, TA = 25°C, VIN = VOUT + 2.5V, IOUT = 0 5
Output Voltage Accuracy -0.2 0.2 % LT1460MHS8-5, TA = 25°C, VIN = VOUT + 2.5V, IOUT = 0 5
Output Voltage Temperature Coefficient 25 50 ppm/°C LT1460MHS8 -40°C to 125°C, TMIN ≤ TJ ≤ TMAX 5
Line Regulation 30 80 ppm/V VOUT + 0.9V ≤ VIN ≤ VOUT + 2.5V; max over full temperature range 6
Line Regulation 10 35 ppm/V VOUT + 2.5V ≤ VIN ≤ 20V; max over full temperature range 6
Load Regulation Sourcing 1500 3500 ppm/mA IOUT = 100µA; max over full temperature range 6
Load Regulation Sourcing 80 180 ppm/mA IOUT = 10mA; max over full temperature range 6
Load Regulation Sourcing 70 140 ppm/mA IOUT = 20mA, 0°C to 70°C 6
Thermal Regulation 0.5 2.5 ppm/mW ΔP = 200mW 6
Dropout Voltage 0.9 V VIN, VOUT, IOUT = 0 6
Dropout Voltage 1.3 1.4 V VIN, VOUT, IOUT = 10mA 6
Reverse Leakage 0.5 10 µA VIN = -15V 6
Supply Current 175 225 µA LT1460-5; max over full temperature range 6
Output Voltage Noise 0.1Hz to 10Hz 20 µVP-P LT1460-5, 0.1Hz ≤ f ≤ 10Hz 7
Output Voltage Noise 10Hz to 1kHz 20 µVRMS LT1460-5, 10Hz ≤ f ≤ 1kHz 7
Long-Term Stability of Output Voltage 40 ppm/√kHr S8 Pkg 7
Hysteresis 25 ppm ΔT = 0°C to 70°C 7
Hysteresis 160 ppm ΔT = -40°C to 85°C 7
Output Current Short 40 mA VOUT to GND 6
Reverse Voltage -15 V 2
Storage Temperature Range -65 150 °C 2
Specified Temperature Range (High) -40 125 °C H grade 2
Maximum Junction Temperature TJMAX 150 °C S8 package 2
Thermal Resistance Junction-to-Ambient θJA 190 °C/W S8 package 2

CAD (KiCad official)

  • Symbol: LT1460MHS8-5#PBF
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: lt1460mhs8-5-pbf-etched.step / lt1460mhs8-5-pbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lt1460mhs8-5-pbf.step / lt1460mhs8-5-pbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (26 pp, sha256 16fce24e0111ae15, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF