LT1368CS8#PBF from Analog Devices, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	OUT A	output	Amplifier A output with rail-to-rail swing and up to ±30mA typical short-circuit current.
2	-IN A	input	Inverting input of amplifier A with rail-to-rail common mode range.
3	+IN A	input	Non-inverting input of amplifier A with rail-to-rail common mode range.
4	V-	power_in	Negative supply (or ground); total supply V+ to V- is 1.8V to 36V maximum.
5	+IN B	input	Non-inverting input of amplifier B with rail-to-rail common mode range.
6	-IN B	input	Inverting input of amplifier B with rail-to-rail common mode range.
7	OUT B	output	Amplifier B output with rail-to-rail swing and up to ±30mA typical short-circuit current.
8	V+	power_in	Positive supply; total supply V+ to V- is 1.8V to 36V maximum.

Key specifications

Parameter	Value
Manufacturer	Analog Devices
Package	SO-8
Category	Operational Amplifier/Comparator
Pins	8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Total Supply Voltage (V+ to V-)				36	V		2
Input Current		-15		15	mA		2
Operating Temperature Range		-40		85	°C		2
Specified Temperature Range		0		70	°C		2
Junction Temperature				150	°C		2
Storage Temperature Range		-65		150	°C		2
Lead Temperature (Soldering, 10 sec)				300	°C		2
Thermal Resistance Junction-to-Ambient (S8)	θJA		190		°C/W	S8 package, TJMAX = 150°C	2
Input Offset Voltage	VOS		150	475	µV	VS = 5V, 0V; TA = 25°C; VCM = VCC	3
Input Offset Voltage Shift	ΔVOS		150	400	µV	VS = 5V, 0V; TA = 25°C; VCM = VEE to VCC	3
Input Offset Voltage Match (Channel to Channel)	ΔVOS		250	700	µV	VS = 5V, 0V; TA = 25°C; VCM = VEE, VCC (Notes 4, 5)	3
Input Bias Current	IB	0	10	35	nA	VS = 5V, 0V; TA = 25°C; VCM = VCC	3
Input Bias Current	IB	-35	-10	0	nA	VS = 5V, 0V; TA = 25°C; VCM = VEE	3
Input Offset Current	IOS		1	12	nA	VS = 5V, 0V; TA = 25°C; VCM = VCC	3
Input Offset Current	IOS		0.3	12	nA	VS = 5V, 0V; TA = 25°C; VCM = VEE	3
Large-Signal Voltage Gain	AVOL	250	2000		V/mV	VS = 5V, 0V; TA = 25°C; VO = 50mV to 4.8V, RL = 10k	3
Common Mode Rejection Ratio	CMRR	81	90		dB	VS = 5V, 0V; TA = 25°C; VCM = VEE to VCC	3
Power Supply Rejection Ratio	PSRR	90	105		dB	VS = 2.0V to 12V, VCM = VO = 0.5V	3
Output Voltage Swing Low	VOL		6	12	mV	VS = 5V, 0V; TA = 25°C; No Load	3
Output Voltage Swing Low	VOL		40	70	mV	VS = 5V, 0V; TA = 25°C; ISINK = 0.5mA	3
Output Voltage Swing Low	VOL		110	200	mV	VS = 5V, 0V; TA = 25°C; ISINK = 2.5mA	3
Short-Circuit Current	ISC	15	30		mA	VS = 5V, 0V; TA = 25°C; (Note 2); printed ±15, ±30	3
Supply Current per Amplifier	IS		340	520	µA	VS = 5V, 0V; TA = 25°C	3
Gain-Bandwidth Product (LT1368/LT1369)	GBW		0.16		MHz	AV = 1000	3
Input Noise Voltage Density	en		29		nV/√Hz	f = 1kHz	3
Input Capacitance	CIN		12		pF	VS = 5V, 0V; TA = 25°C	3
Input Offset Voltage	VOS		200	575	µV	VS = 5V, 0V; 0°C < TA < 70°C; VCM = VCC	4
Input Offset Voltage Drift	VOS TC		2	6	µV/°C	VS = 5V, 0V; 0°C < TA < 70°C; (Note 3)	4
Input Bias Current	IB	0	15	45	nA	VS = 5V, 0V; 0°C < TA < 70°C; VCM = VCC	4
Input Bias Current	IB	-45	-10	0	nA	VS = 5V, 0V; 0°C < TA < 70°C; VCM = VEE	4
Large-Signal Voltage Gain	AVOL	250	2000		V/mV	VS = 5V, 0V; 0°C < TA < 70°C; VO = 50mV to 4.8V, RL = 10k	4
Common Mode Rejection Ratio	CMRR	80	87		dB	VS = 5V, 0V; 0°C < TA < 70°C; VCM = VEE to VCC	4
Power Supply Rejection Ratio	PSRR	88	105		dB	VS = 2.3V to 12V, VCM = VO = 0.5V; 0°C < TA < 70°C	4
Supply Current per Amplifier	IS		385	540	µA	VS = 5V, 0V; 0°C < TA < 70°C	4
Short-Circuit Current	ISC	12.5			mA	VS = 5V, 0V; 0°C < TA < 70°C; (Note 2); printed ±12.5	4
Input Offset Voltage	VOS		150	475	µV	VS = 3V, 0V; TA = 25°C; VCM = VCC	4
Large-Signal Voltage Gain	AVOL	250	1500		V/mV	VS = 3V, 0V; TA = 25°C; VO = 50mV to 2.8V, RL = 10k	5
Common Mode Rejection Ratio	CMRR	77	86		dB	VS = 3V, 0V; TA = 25°C; VCM = VEE to VCC	5
Short-Circuit Current	ISC	10	20		mA	VS = 3V, 0V; TA = 25°C; (Note 2); printed ±10, ±20	5
Supply Current per Amplifier	IS		330	500	µA	VS = 3V, 0V; TA = 25°C	5
Input Offset Voltage	VOS		200	575	µV	VS = 3V, 0V; 0°C < TA < 70°C; VCM = VCC	5
Large-Signal Voltage Gain	AVOL	150	1500		V/mV	VS = 3V, 0V; 0°C < TA < 70°C; VO = 50mV to 2.8V, RL = 10k	5
Common Mode Rejection Ratio	CMRR	76	83		dB	VS = 3V, 0V; 0°C < TA < 70°C; VCM = VEE to VCC	5
Supply Current per Amplifier	IS		375	520	µA	VS = 3V, 0V; 0°C < TA < 70°C	5
Input Offset Voltage	VOS		200	700	µV	VS = ±15V; TA = 25°C; VCM = VCC	6
Large-Signal Voltage Gain	AVOL	1000	10000		V/mV	VS = ±15V; TA = 25°C; VO = -14.7V to 14.7V, RL = 10k	6
Large-Signal Voltage Gain	AVOL	500	10000		V/mV	VS = ±15V; TA = 25°C; VO = -10V to 10V, RL = 2k	6
Channel Separation		120	135		dB	VS = ±15V; TA = 25°C; VO = -10V to 10V, RL = 2k	6
Slew Rate (LT1368/LT1369)	SR		0.065		V/µs	AV = -1, RL = Open, VO = ±10V, Measured at VO = ±5V	6
Common Mode Rejection Ratio	CMRR	95	106		dB	VS = ±15V; TA = 25°C; VCM = VEE to VCC	6
Power Supply Rejection Ratio	PSRR	90	110		dB	VS = ±5V to ±15V	6
Short-Circuit Current	ISC	30	75		mA	VS = ±15V; TA = 25°C; (Note 2); printed ±30, ±75	6
Supply Current per Amplifier	IS		370	550	µA	VS = ±15V; TA = 25°C	6
Input Offset Voltage	VOS		250	850	µV	VS = ±15V; 0°C < TA < 70°C; VCM = VCC	7
Input Offset Voltage Drift	VOS TC		2	8	µV/°C	VS = ±15V; 0°C < TA < 70°C; (Note 3)	7
Supply Current per Amplifier	IS		415	575	µA	VS = ±15V; 0°C < TA < 70°C	7

CAD (KiCad official)

Symbol: LT1368CS8#PBF
Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
3D model: SO-8 (KiCad packages3D, STEP)
3D model files: lt1368cs8-pbf-etched.step / lt1368cs8-pbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lt1368cs8-pbf.step / lt1368cs8-pbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Analog Devices datasheet (20 pp, sha256 459dbd8a27d1f385, retrieved 2026-10-30, tier: manufacturer)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

LT1368CS8#PBF

Verified LT1368CS8#PBF

Verification log 1 record

3D Model

Symbol & Footprint

Schematic Symbol

PCB Footprint

Datasheet

README