main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers lt1116cs8-pbf: viewers · Ray 3d ago
lt1116cs8-pbf-etched.glb Publish 0.1.0 · Ray 3d ago
lt1116cs8-pbf-etched.step lt1116cs8-pbf: factory component page (tier=mfr) · Ray 3d ago
lt1116cs8-pbf-hero.glb lt1116cs8-pbf: hero GLB from the etched model (keeps the MPN mark) · Ray 3d ago
lt1116cs8-pbf-hero.overlay.json Publish 0.1.0 · Ray 3d ago
lt1116cs8-pbf.glb Publish 0.1.0 · Ray 3d ago
lt1116cs8-pbf.kicad_mod Publish 0.1.0 · Ray 3d ago
lt1116cs8-pbf.kicad_sym Publish 0.1.0 · Ray 3d ago
lt1116cs8-pbf.lbr Publish 0.1.0 · Ray 3d ago
lt1116cs8-pbf.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Publish 0.1.0 · Ray 3d ago
verification.json Verified: Published by the parts factory: tier mfr, 8 pins · Ray 3d ago

LT1116CS8#PBF

Analog Devices · Comparators · SO-8

LT1116CS8#PBF from Analog Devices, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 V+ power_in Positive supply, typically 5V, with an absolute maximum of 7V relative to GND.
2 +IN input Non-inverting input with a common mode range from V- up to 2.5V below V+, and may exceed the positive supply up to 15V without damage.
3 -IN input Inverting input with a common mode range from V- up to 2.5V below V+, and may exceed the positive supply up to 15V without damage.
4 V- power_in Negative supply, from -7V to GND (tie to GND for single 5V supply operation).
5 LATCH ENABLE input TTL-compatible latch input that holds the output state when driven high, floats high if disconnected, and must be driven low for flow-through operation.
6 GND power_in Ground reference for the TTL-compatible outputs and latch input.
7 Q OUT output TTL-compatible complementary output with active drive in both directions, rated to ±20mA continuous output current.
8 Q̄ OUT output Complementary TTL-compatible output with active drive in both directions, rated to ±20mA continuous output current.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SO-8
Category Amplifiers
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Offset Voltage VOS 1 3 mV RS ≤ 100Ω (Note 2) 3
Input Offset Voltage (full temp range) VOS 3.5 mV RS ≤ 100Ω (Note 2), over full temperature range 3
Input Offset Current IOS 0.5 2 µA (Note 2) 3
Input Bias Current, Sourcing IB 10 20 µA (Note 3) 3
Input Voltage Range, single 5V supply 0 2.5 V Single 5V Supply 3
Common Mode Rejection Ratio CMRR 75 90 dB -5V ≤ VCM ≤ 2.5V, VS = ±5V 3
Common Mode Rejection Ratio CMRR 65 90 dB 0V ≤ VCM ≤ 2.5V 3
Power Supply Rejection Ratio, positive PSRR 60 75 dB Positive Supply, 4.6V ≤ V+ ≤ 5.4V 3
Power Supply Rejection Ratio, negative PSRR 80 100 dB Negative Supply, -7 ≤ V- ≤ -2V 3
Small Signal Voltage Gain AV 1400 3000 V/V 1V ≤ VOUT ≤ 2V 3
Positive Supply Current I+ 27 38 mA 3
Negative Supply Current I- 5 7 mA 3
Output High Voltage VOH 2.7 3.4 V ISOURCE = 1mA 3
Output High Voltage VOH 2.4 3 V ISOURCE = 10mA 3
Output Low Voltage VOL 0.3 0.5 V ISINK = 4mA 3
Output Low Voltage VOL 0.4 0.5 V ISINK = 10mA 3
Positive Latch Threshold VIH 2 V 3
Latch Threshold VIL 0.8 V 3
Latch Input Current IIL -20 -500 µA VLATCH = 0V 3
Propagation Delay tPD 12 16 ns ∆VIN = 100mV, OD = 5mV (Note 4) 3
Propagation Delay (full temp range) tPD 18 ns ∆VIN = 100mV, OD = 5mV (Note 4), over full temperature range 3
Propagation Delay tPD 10 14 ns ∆VIN = 100mV, OD = 20mV (Note 4) 3
Propagation Delay (full temp range) tPD 16 ns ∆VIN = 100mV, OD = 20mV (Note 4), over full temperature range 3
Supply Voltage (V+) to GND V+ 7 V 2
Negative Supply Voltage (V-) V- -7 0 V -7V to GND 2
Differential Input Voltage -15 15 V ±15V 2
Input Voltage (Either Input) -0.3 15 V (V-) -0.3V to 15V 2
Output Current (Continuous) -20 20 mA ± 20mA 2
Operating Temperature Range 0 70 °C 2
Storage Temperature Range -65 150 °C 2
Maximum Junction Temperature TJMAX 100 °C S8 package 2
Thermal Resistance, Junction to Ambient θJA 160 °C/W S8 package 2
Input Offset Voltage Drift ΔVOS/ΔT 5 µV/°C 3
Differential Propagation Delay ∆tPD 3 ns ∆VIN = 100mV, OD = 5mV (Note 4) 3
Latch Set-Up Time tSU 2 ns (Note 5) 3
Latch Hold Time tH 2 ns (Note 5) 3

CAD (KiCad official)

  • Symbol: LT1116CS8#PBF
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: lt1116cs8-pbf-etched.step / lt1116cs8-pbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lt1116cs8-pbf.step / lt1116cs8-pbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (10 pp, sha256 08fe5f314241412e, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF