Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LT1112S8#TRPBF

Analog Devices · Operational Amplifier · SO-8

LT1112S8#TRPBF from Analog Devices, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT A output Output of amplifier A; the datasheet specifies indefinite output short-circuit duration.
2 -IN A input Inverting input of amplifier A; differential input current is limited to ±10mA absolute maximum, and differential input voltages above 1V require limiting resistance.
3 +IN A input Noninverting input of amplifier A; input voltage (equal to supply voltage) is rated to ±20V absolute maximum.
4 V- power_in Negative supply; the device is guaranteed down to ±1.0V minimum supply and the absolute maximum supply is ±20V.
5 +IN B input Noninverting input of amplifier B; input voltage (equal to supply voltage) is rated to ±20V absolute maximum.
6 -IN B input Inverting input of amplifier B; differential input current is limited to ±10mA absolute maximum, and differential input voltages above 1V require limiting resistance.
7 OUT B output Output of amplifier B; the datasheet specifies indefinite output short-circuit duration.
8 V+ power_in Positive supply; the device is guaranteed down to ±1.0V minimum supply and the absolute maximum supply is ±20V.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SO-8
Category Amplifiers/Comparators
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage 20 V printed as ±20V 2
Differential Input Current 10 mA Note 2 2
Input Voltage (equal to supply voltage) 20 V printed as ±20V 2
Storage Temperature Range -65 150 °C 2
Lead Temperature (Soldering, 10 sec) 300 °C 10 sec soldering 2
Operating Temperature Range (LT1112S8) TA -40 85 °C 2
Specified Temperature Range (LT1112S8) TA -40 85 °C Note 12 2
Maximum Junction Temperature TJMAX 150 °C S8 package 2
Thermal Resistance, Junction-to-Ambient θJA 190 °C/W S8 package 2
Input Offset Voltage VOS 25 75 µV VS = ±15V, VCM = 0V, TA = 25°C 3
Input Offset Voltage VOS 45 130 µV VS = ±1.0V 3
Input Offset Current IOS 60 230 pA VS = ±15V, VCM = 0V, TA = 25°C 3
Input Bias Current IB 80 280 pA VS = ±15V, VCM = 0V, TA = 25°C 3
Input Noise Voltage 0.1Hz to 10Hz en 0.3 0.9 µVP-P 0.1Hz to 10Hz 3
Input Voltage Range VCM 13.5 14.3 V VS = ±15V, TA = 25°C 3
Common Mode Rejection Ratio CMRR 115 136 dB VCM = ±13.5V 3
Power Supply Rejection Ratio PSRR 114 126 dB VS = ±1.0V to ±20V 3
Input Resistance, Differential Mode RIN 15 40 MΩ Differential mode (Note 4) 3
Large-Signal Voltage Gain AVOL 800 5000 V/mV VO = ±12V, RL = 10kΩ 3
Large-Signal Voltage Gain AVOL 600 1300 V/mV VO = ±10V, RL = 2kΩ 3
Output Voltage Swing VOUT 13 14 V RL = 10kΩ 3
Output Voltage Swing VOUT 11 12.4 V RL = 2kΩ 3
Slew Rate SR 0.16 0.3 V/µs VS = ±15V, TA = 25°C 3
Gain-Bandwidth Product GBW 450 750 kHz fO = 10kHz 3
Supply Current per Amplifier IS 350 450 µA VS = ±15V, TA = 25°C 3
Supply Current per Amplifier IS 320 420 µA VS = ±1.0V 3
Offset Voltage Match ∆VOS 40 130 µV Note 6 3
Noninverting Bias Current Match ∆IB+ 100 500 pA Notes 6, 7 3
Input Offset Voltage VOS 45 150 µV 0°C ≤ TA ≤ 70°C; VS = ±15V 4
Average Input Offset Voltage Drift ∆VOS/∆Temp 0.4 1.3 µV/°C 0°C ≤ TA ≤ 70°C; VS = ±15V 4
Input Offset Current IOS 70 290 pA 0°C ≤ TA ≤ 70°C; VS = ±15V 4
Input Bias Current IB 90 350 pA 0°C ≤ TA ≤ 70°C; VS = ±15V 4
Input Voltage Range VCM 13.5 14.2 V 0°C ≤ TA ≤ 70°C; VS = ±15V 4
Common Mode Rejection Ratio CMRR 113 133 dB 0°C ≤ TA ≤ 70°C; VCM = ±13.5V 4
Power Supply Rejection Ratio PSRR 112 125 dB 0°C ≤ TA ≤ 70°C; VS = ±1.2V to ±20V 4
Large-Signal Voltage Gain AVOL 650 4000 V/mV 0°C ≤ TA ≤ 70°C; VO = ±12V, RL = 10kΩ 4
Large-Signal Voltage Gain AVOL 400 1000 V/mV 0°C ≤ TA ≤ 70°C; VO = ±10V, RL = 2kΩ 4
Output Voltage Swing VOUT 13 13.9 V 0°C ≤ TA ≤ 70°C; RL = 10kΩ 4
Slew Rate SR 0.14 0.27 V/µs 0°C ≤ TA ≤ 70°C; VS = ±15V 4
Supply Current per Amplifier IS 370 500 µA 0°C ≤ TA ≤ 70°C; VS = ±15V 5
Offset Voltage Match ∆VOS 70 270 µV 0°C ≤ TA ≤ 70°C; Note 6 5
Offset Voltage Match Drift ∆VOS/∆Temp 0.5 1.9 µV/°C 0°C ≤ TA ≤ 70°C; Notes 6, 9 5
Noninverting Bias Current Match ∆IB+ 135 620 pA 0°C ≤ TA ≤ 70°C; Notes 6, 7 5
Input Offset Voltage VOS 45 160 µV -40°C ≤ TA ≤ 85°C; VS = ±15V 5
Input Offset Current IOS 85 400 pA -40°C ≤ TA ≤ 85°C; VS = ±15V 5
Input Bias Current IB 120 550 pA -40°C ≤ TA ≤ 85°C; VS = ±15V 5
Input Voltage Range VCM 13.5 14.1 V -40°C ≤ TA ≤ 85°C; VS = ±15V 5
Common Mode Rejection Ratio CMRR 112 132 dB -40°C ≤ TA ≤ 85°C; VCM = ±13.5V 5
Power Supply Rejection Ratio PSRR 111 125 dB -40°C ≤ TA ≤ 85°C; VS = ±1.2V to ±20V 5
Large-Signal Voltage Gain AVOL 600 3300 V/mV -40°C ≤ TA ≤ 85°C; VO = ±12V, RL = 10kΩ 5
Large-Signal Voltage Gain AVOL 300 900 V/mV -40°C ≤ TA ≤ 85°C; VO = ±10V, RL = 2kΩ 5
Output Voltage Swing VOUT 13 13.85 V -40°C ≤ TA ≤ 85°C; RL = 10kΩ 5
Slew Rate SR 0.13 0.24 V/µs -40°C ≤ TA ≤ 85°C; VS = ±15V 5
Supply Current per Amplifier IS 370 510 µA -40°C ≤ TA ≤ 85°C; VS = ±15V 5
Noninverting Bias Current Match ∆IB+ 155 770 pA -40°C ≤ TA ≤ 85°C; Notes 6, 7 5

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP/PLATE (1.143, 1.651) OR TIN PLATE LEADS 13

CAD (KiCad official)

  • Symbol: LT1112S8#TRPBF
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: lt1112s8-trpbf-etched.step / lt1112s8-trpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lt1112s8-trpbf.step / lt1112s8-trpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (16 pp, sha256 d068255ad19a80f1, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF