Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LP6285QVF

LOWPOWER · DC-DC Converters · QFN-16-EP(3x3)

LP6285QVF from LOWPOWER, in a QFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DRVN output VGL charge-pump regulator driver output, with DRVN to GND rated −0.3 V to (AVDD + 0.3 V).
2 REF output Reference voltage output, specified at 1.176 V to 1.224 V (1.2 V typical), with a ceramic capacitor connected between REF and GND.
3 AGND power_in Analog ground.
4 NC unconnected No connection.
5 NC unconnected No connection.
6 OPI input Unity-gain op-amp (VCOM buffer) input, with OPI to GND rated −0.3 V to (AVDD + 0.3 V).
7 OPO output Unity-gain op-amp (VCOM buffer) output, with a specified short-circuit current of ±100 mA typical and slew rate of 8 to 12 V/µs.
8 AVDD power_out Source-driver power rail, specified at 6 V to 18 V, which also supplies the charge pump and op-amp; AVDD to GND is rated −0.3 V to +20 V.
9 PGND power_in Power ground for the boost regulator, with PGND to GND limited to −0.3 V to +0.3 V.
10 LX output Boost regulator switching node, rated −0.3 V to +20 V to GND, to which the inductor and Schottky diode connect, with 2.5 A current limit and 200 mΩ (typ) integrated N-MOSFET.
11 VIN power_in Supply input, 2.5 V to 5.5 V, with a ceramic capacitor connected between VIN and GND.
12 FB input Boost regulator feedback input, connected to an external resistive divider from the output to set the output voltage (VFB 1.188 V to 1.212 V).
13 COMP passive Boost regulator error-amplifier compensation pin.
14 FBP input VGH charge-pump regulator feedback input, connected to an external divider from VGH to GND (VFBP 1.176 V to 1.224 V).
15 DRVP output VGH charge-pump regulator driver output, with DRVP to GND rated −0.3 V to (AVDD + 0.3 V).
16 FBN input VGL charge-pump regulator feedback input, connected to an external divider from VGL to REF (VFBN 210 mV to 270 mV).
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer LOWPOWER
Package QFN-16-EP(3x3)
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: LP6285QVF
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: QFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: lp6285qvf-etched.step / lp6285qvf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp6285qvf.step / lp6285qvf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: LOWPOWER datasheet (8 pp, sha256 6b3acad249e48020, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF