main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs lp5300b6f: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
lp5300b6f-etched.fit.json lp5300b6f: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
lp5300b6f-etched.glb lp5300b6f: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
lp5300b6f-etched.step lp5300b6f: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
lp5300b6f.glb Publish 0.1.0 · Ray
lp5300b6f.kicad_mod Publish 0.1.0 · Ray
lp5300b6f.kicad_sym Publish 0.1.0 · Ray
lp5300b6f.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
lp5300b6f.step Publish 0.1.0 · Ray
package.json Publish 0.2.0 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json lp5300b6f: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md lp5300b6f: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray

LP5300B6F

LOWPOWER · Supervisor and Reset ICs · SOT-23-6

LP5300B6F from LOWPOWER, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground return. Pins 1, 2, 5, and 6 are all connected to GND on the SOT-23-6 package and should be tied to the system ground plane.
2 GND power_in Ground return. Pins 1, 2, 5, and 6 are all connected to GND on the SOT-23-6 package and should be tied to the system ground plane.
3 VIN power_in Input supply pin, 3V to 36V range (36V abs max). Connect a 1uF low-ESR ceramic capacitor (50V rated recommended) as close as possible to this pin. Internally routed through the protection MOSFET to VOUT.
4 VOUT power_out Protected output pin (6.5V abs max). Delivers VIN through the internal 130 mΩ switch to the load; disconnected on OVP/OCP/OTP events and actively discharged via ~3.6 kΩ.
5 GND power_in Ground return. Pins 1, 2, 5, and 6 are all connected to GND on the SOT-23-6 package and should be tied to the system ground plane.
6 GND power_in Ground return. Pins 1, 2, 5, and 6 are all connected to GND on the SOT-23-6 package and should be tied to the system ground plane.

Key specifications

Parameter Value
Manufacturer LOWPOWER
Package SOT-23-6
Category PMIC
Pins 6

Ordering variants

Same part, different packaging or reel option.

  • LP5300B6F
  • LP5300B6FX3F

CAD (KiCad official)

  • Symbol: LP5300B6F
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: lp5300b6f-etched.step / lp5300b6f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp5300b6f.step / lp5300b6f.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
lp5300b6f.step 97 KB You want the bare part, or you mark your own boards.
lp5300b6f-etched.step 2.1 MB You want the part with LP5300B6F already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 502 faces against 117 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: LOWPOWER datasheet (7 pp, sha256 3ea9e1579f438576, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF