component
LP3982IMM-3.3
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, VSSOP-8-0.65mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownLP3982IMM-3.3
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · VSSOP-8-0.65mm
LP3982IMM-3.3 from Texas Instruments, in a VSSOP-8-0.65mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Regulated output voltage pin delivering up to 300 mA maximum output current at 3.3 V. |
| 2 | IN | power_in | Input power supply pin accepting 2.5 V to 6 V with 120 mV typical dropout voltage at 300 mA output current. |
| 3 | GND | power_in | Ground reference return pin for all internal and external circuits. |
| 4 | OUT | output | Regulated output voltage pin delivering up to 300 mA maximum output current at 3.3 V. |
| 5 | SET | unconnected | Internally disconnected in the LP3982IMM-3.3 fixed version; in adjustable versions, this input pin allows external resistor divider to program the regulated output voltage. |
| 6 | CC | passive | Noise reduction bypass capacitor connection to ground with optimum value of 33 nF for 37 μVRMS output noise reduction over 10 Hz to 100 kHz bandwidth. |
| 7 | SHDN | input | Shutdown control input requiring logic high minimum 2 V to enable the regulator or logic low maximum 0.4 V to power down to 1 nA typical quiescent current. |
| 8 | FAULT | tri_state | Active-low open-drain fault output that pulls low during out-of-regulation conditions including current limit, thermal shutdown above 160 °C, or when input-to-output differential approaches the 120 mV dropout threshold. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VSSOP-8-0.65mm |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
LP3982IMM-3.3 - Footprint:
Package_SO:VSSOP-8_2.3x2mm_P0.5mm - 3D model: VSSOP-8-0.65mm (KiCad packages3D, STEP)
- 3D model files:
lp3982imm-3-3-etched.step/lp3982imm-3-3-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lp3982imm-3-3.step/lp3982imm-3-3.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (30 pp, sha256
f8dc0ff43bb7195c, retrieved 2026-09-27, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).