main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 28d ago
viewers lp3981immx-3-3: viewers · Ray 28d ago
lp3981immx-3-3-etched.glb lp3981immx-3-3: factory component page (tier=lcsc) · Ray 28d ago
lp3981immx-3-3-etched.step lp3981immx-3-3: factory component page (tier=lcsc) · Ray 28d ago
lp3981immx-3-3-hero.glb lp3981immx-3-3: hero GLB from the etched model (keeps the MPN mark) · Ray 28d ago
lp3981immx-3-3-hero.overlay.json Publish 0.1.0 · Ray 28d ago
lp3981immx-3-3.glb Publish 0.1.0 · Ray 28d ago
lp3981immx-3-3.kicad_mod Publish 0.1.0 · Ray 28d ago
lp3981immx-3-3.kicad_sym Publish 0.1.0 · Ray 28d ago
lp3981immx-3-3.lbr Publish 0.1.0 · Ray 28d ago
lp3981immx-3-3.step Publish 0.1.0 · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Set visibility: public · Ray 28d ago
README.md Publish 0.1.0 · Ray 28d ago

LP3981IMMX-3.3

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · VSSOP-8

LP3981IMMX-3.3 from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out LDO regulated output; absolute maximum range is -0.3 V to VIN + 0.3 V, not to exceed 6.5 V.
2 IN power_in LDO input voltage; recommended VIN is 2.7 V to 6 V, with absolute maximum -0.3 V to 6.5 V.
3 NC unconnected No internal connection.
4 OUT-SENSE output Voltage sense pin that must be connected to OUT for proper operation.
5 GND power_in Common ground for the device.
6 BYPASS passive Optional bypass capacitor connection for noise reduction; the datasheet example uses a 0.033-µF capacitor from BYPASS to ground.
7 EN input Logic enable input, enable high; VEN is specified as 0 V to VIN.
8 NC unconnected No internal connection.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: LP3981IMMX-3.3
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: lp3981immx-3-3-etched.step / lp3981immx-3-3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp3981immx-3-3.step / lp3981immx-3-3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 f55a271103f3d9d3, retrieved 2026-10-12, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF