main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20d ago
viewers lp3981imm-3-0: viewers · Ray 20d ago
lp3981imm-3-0-etched.glb lp3981imm-3-0: factory component page (tier=lcsc) · Ray 20d ago
lp3981imm-3-0-etched.step lp3981imm-3-0: factory component page (tier=lcsc) · Ray 20d ago
lp3981imm-3-0-hero.glb lp3981imm-3-0: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
lp3981imm-3-0-hero.overlay.json Publish 0.1.0 · Ray 20d ago
lp3981imm-3-0.glb Publish 0.1.0 · Ray 20d ago
lp3981imm-3-0.kicad_mod Publish 0.1.0 · Ray 20d ago
lp3981imm-3-0.kicad_sym Publish 0.1.0 · Ray 20d ago
lp3981imm-3-0.lbr Publish 0.1.0 · Ray 20d ago
lp3981imm-3-0.step Publish 0.1.0 · Ray 20d ago
package.json Publish 0.1.0 · Ray 20d ago
page.json Set visibility: public · Ray 20d ago
README.md Publish 0.1.0 · Ray 20d ago

LP3981IMM-3.0

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · VSSOP-8

LP3981IMM-3.0 from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out LDO regulated output voltage, rated for up to 300 mA output current per the Features list.
2 IN power_in LDO input voltage, with a recommended operating VIN range of 2.7 V to 6 V (absolute maximum -0.3 V to 6.5 V).
3 NC unconnected No internal connection.
4 OUT-SENSE output Voltage sense pin that must be connected to OUT for proper operation.
5 GND power_in Common ground for the LDO; all voltages are referenced to this pin.
6 BYPASS passive Optional bypass capacitor connection for noise reduction, typically a 0.033 µF capacitor to ground.
7 EN input Logic enable input, active high; VEN must stay between 0 and VIN.
8 NC unconnected No internal connection.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: LP3981IMM-3.0
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: lp3981imm-3-0-etched.step / lp3981imm-3-0-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp3981imm-3-0.step / lp3981imm-3-0.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 f55a271103f3d9d3, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF