main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 23d ago
viewers lp3962emp-3-3: viewers · Ray 23d ago
lp3962emp-3-3-etched.glb lp3962emp-3-3: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 17d ago
lp3962emp-3-3-etched.step lp3962emp-3-3: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 17d ago
lp3962emp-3-3-hero.glb lp3962emp-3-3: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 17d ago
lp3962emp-3-3-hero.overlay.json lp3962emp-3-3: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 17d ago
lp3962emp-3-3.glb plain STEP: one free product with face colours (generated model was nested; tscircuit read it white) · Ray 17d ago
lp3962emp-3-3.kicad_mod Publish 0.1.0 · Ray 23d ago
lp3962emp-3-3.kicad_sym Publish 0.1.0 · Ray 23d ago
lp3962emp-3-3.lbr Publish 0.1.0 · Ray 23d ago
lp3962emp-3-3.step plain STEP: one free product with face colours (generated model was nested; tscircuit read it white) · Ray 17d ago
package.json lp3962emp-3-3: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 17d ago
page.json lp3962emp-3-3: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 17d ago
README.md Publish 0.1.0 · Ray 23d ago

LP3962EMP-3.3

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223-5

LP3962EMP-3.3 from Texas Instruments, in a SOT-223-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SD input Shutdown input: pulling it low (0 to 0.2V) puts the regulator in shutdown with about 15µA quiescent current, pulling it high (VIN−0.3V to VIN) enables the output, and it must be pulled high through a 10kΩ pull-up when used.
2 VIN power_in Input supply with an operating range of 2.5V to 7.0V and a survival limit of −0.3V to +7.5V.
3 VOUT power_out Regulated output with a survival limit of −0.3V to +7.5V, which must be diode-clamped to ground if the load is returned to a negative supply.
4 ERROR output Error flag that goes low when the output voltage drops 10% below nominal, with a maximum voltage of VIN+0.3V, requires a 10kΩ pull-up to be pulled high, and should be connected to ground if unused.
5 GND power_in Ground reference pin for the regulator.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-223-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: LP3962EMP-3.3
  • Footprint: Package_TO_SOT_SMD:SOT-223-5
  • 3D model: SOT-223-5, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.45 mm nominal SOT height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: lp3962emp-3-3-etched.step / lp3962emp-3-3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp3962emp-3-3.step / lp3962emp-3-3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (35 pp, sha256 9d94020326becc42, retrieved 2026-10-10, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF