Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LP3907SQ-TJXIP

Texas Instruments · DC-DC Converters · WQFN-24-EP(4x4)

LP3907SQ-TJXIP from Texas Instruments, in a WQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VINLDO12 power_in Analog power for internal functions (VREF, BIAS, I2C, logic) of the LP3907.
2 EN_T input Enable input for the preset power-on sequence.
3 nPOR output Open-drain power-on reset output for Buck1 and Buck2 with a 100-kΩ pullup resistor, pulled to ground when these supplies are not good.
4 GND_SW1 power_in Buck1 NMOS power ground.
5 SW1 power_out Buck1 switcher output pin.
6 VIN1 power_in Power input from a DC source or battery to Buck1.
7 ENSW1 input Enable pin for Buck1; a logic HIGH enables Buck1.
8 FB1 input Buck1 feedback input terminal.
9 GND_C power_in Non-switching core ground pin.
10 AVDD power_in Analog power for the Buck converters.
11 FB2 input Buck2 feedback input terminal.
12 ENSW2 input Enable pin for Buck2; a logic HIGH enables Buck2.
13 VIN2 power_in Power input from a DC source or battery to Buck2.
14 SW2 power_out Buck2 switcher output pin.
15 GND_SW2 power_in Buck2 NMOS power ground.
16 SDA bidirectional I2C data line (bidirectional).
17 SCL input I2C clock input.
18 GND_L power_in LDO ground.
19 VINLDO1 power_in Power input from a DC source or battery to the input terminal of LDO1.
20 LDO1 power_out LDO1 regulator output.
21 ENLDO1 input LDO1 enable pin; a logic HIGH enables LDO1.
22 ENLDO2 input LDO2 enable pin; a logic HIGH enables LDO2.
23 LDO2 power_out LDO2 regulator output.
24 VINLDO2 power_in Power input from a DC source or battery to the input terminal of LDO2.
25 DAP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-24-EP(4x4)
Category Power Management (PMIC)
Pins 25

CAD (KiCad official)

  • Symbol: LP3907SQ-TJXIP
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm
  • 3D model: WQFN-24-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: lp3907sq-tjxip-etched.step / lp3907sq-tjxip-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp3907sq-tjxip.step / lp3907sq-tjxip.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (61 pp, sha256 28f50063d0d77651, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF