Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LP3906SQ-FXPI

Texas Instruments · Power Management - Specialized · WQFN-24-EP(4x5)

LP3906SQ-FXPI from Texas Instruments, in a WQFN-24-EP(4x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN2 power_in Power input from either the DC source or the battery to Buck 2.
2 SW2 power_out Buck2 switcher output pin.
3 GND_SW2 power_in Buck2 NMOS power ground.
4 GND_C power_in Non-switching core ground pin.
5 GND_SW1 power_in Buck1 NMOS power ground.
6 SW1 power_out Buck1 switcher output pin.
7 VIN1 power_in Power input from either the DC source or the battery to Buck 1.
8 SDA bidirectional I2C data line (bidirectional).
9 SCL input I2C clock input.
10 EN_T input Enable for the preset power-on sequence.
11 FB1 input Buck1 input feedback terminal.
12 AVDD power_in Analog power for the buck converters.
13 VINLDO1 power_in Power input from either the DC source or the battery to the input terminal of LDO1.
14 LDO1 power_out LDO1 regulator output.
15 ENLDO1 input LDO1 enable pin; a logic HIGH enables LDO1.
16 ENLDO2 input LDO2 enable pin; a logic HIGH enables LDO2.
17 GND_L power_in LDO ground.
18 LDO2 power_out LDO2 regulator output.
19 VINLDO2 power_in Power input from either the DC source or battery to the input terminal of LDO2.
20 VinLDO12 power_in Analog power for internal functions (VREF, BIAS, I2C, logic).
21 FB2 input Buck2 input feedback terminal.
22 ENSW1 input Enable pin for Buck1 switcher; a logic HIGH enables Buck1.
23 SYNC input Frequency synchronization pin that allows an external clock signal to synchronize the PMIC internal oscillator via PLL.
24 ENSW2 input Enable pin for Buck2 switcher; a logic HIGH enables Buck2.
25 DAP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-24-EP(4x5)
Category Power Management (PMIC)
Pins 25

CAD (KiCad official)

  • Symbol: LP3906SQ-FXPI
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x5mm_P0.5mm_EP2.65x3.65mm
  • 3D model: WQFN-24-EP(4x5) (KiCad packages3D, STEP)
  • 3D model files: lp3906sq-fxpi-etched.step / lp3906sq-fxpi-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp3906sq-fxpi.step / lp3906sq-fxpi.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (47 pp, sha256 4315df9ad8029838, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF