component
LP3878MR-ADJ
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownLP3878MR-ADJ
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8-EP
LP3878MR-ADJ from Texas Instruments, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BYPASS | passive | Bypass capacitor connection for output noise voltage reduction and loop stability; typically 10 nF capacitor required. |
| 2 | N/C | unconnected | Reserved for post-packaging test and calibration; must be left floating with no connections or continuity testing. |
| 3 | GROUND | power_in | Device ground reference. |
| 4 | IN | power_in | Input source voltage supply ranging from 2.5 V to 16 V. |
| 5 | OUT | power_out | Regulated output voltage adjustable from 1 V to 5.5 V delivering up to 800 mA continuous current. |
| 6 | ADJ | input | Adjustment pin connected to resistive divider feedback network that sets the regulated output voltage. |
| 7 | N/C | unconnected | No internal connection; unused pin. |
| 8 | SHUTDOWN | input | Digital input control pin; pull low to disable regulator output and reduce shutdown current below 10 µA. |
| 9 | Thermal Pad | passive | Exposed thermal pad for heat dissipation from silicon die; connect to ground potential or leave floating but preferably grounded for thermal performance. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8-EP |
| Category | Power Management (PMIC) |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
LP3878MR-ADJ - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOIC-8-EP (KiCad packages3D, STEP)
- 3D model files:
lp3878mr-adj-etched.step/lp3878mr-adj-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lp3878mr-adj.step/lp3878mr-adj.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (30 pp, sha256
61a861c6d919a87e, retrieved 2026-09-26, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).