main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs lp38693mp-1-8: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers lp38693mp-1-8: viewers · Ray 4d ago
lp38693mp-1-8-etched.fit.json lp38693mp-1-8: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
lp38693mp-1-8-etched.glb lp38693mp-1-8: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
lp38693mp-1-8-etched.step lp38693mp-1-8: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
lp38693mp-1-8.glb Publish 0.1.0 · Ray 4d ago
lp38693mp-1-8.kicad_mod Publish 0.1.0 · Ray 4d ago
lp38693mp-1-8.kicad_sym Publish 0.1.0 · Ray 4d ago
lp38693mp-1-8.lbr Publish 0.1.0 · Ray 4d ago
lp38693mp-1-8.step Publish 0.1.0 · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Initial commit: component/lp38693mp-1-8 · Ray 4d ago

LP38693MP-1.8

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223-5

LP38693MP-1.8 from Texas Instruments, in a SOT-223-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN input Enable pin; pulling high turns the regulator output ON and pulling low turns it OFF, with no internal pull-up/pull-down so it must be actively or passively terminated (tie to VIN if unused).
2 NC unconnected No internal connection; this pin is not bonded to the die and can be left unconnected.
3 OUT output Regulated output voltage pin; requires an external ceramic output capacitor (1 µF, ESR 5 mΩ-500 mΩ) to GND for stability.
4 IN power_in Input supply voltage to the regulator, rated 2.7 V to 10 V; a minimum 1 µF capacitor to GND located within 1 cm of this pin is required for stability.
5 GND power_in Circuit ground for the regulator; for the SOT-223 package this pin is thermally connected to the die and acts as a heat sink when soldered to a large copper plane.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-223-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: LP38693MP-1.8
  • Footprint: Package_TO_SOT_SMD:SOT-223-5
  • 3D model: SOT-223-5, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.45 mm nominal SOT height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: lp38693mp-1-8-etched.step / lp38693mp-1-8-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp38693mp-1-8.step / lp38693mp-1-8.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (38 pp, sha256 a1db9ab3d09c908b, retrieved 2026-10-01, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF