main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers lp38692mpx-adj: viewers · Ray 16d ago
lp38692mpx-adj-etched.glb Publish 0.1.0 · Ray 16d ago
lp38692mpx-adj-etched.step lp38692mpx-adj: factory component page (tier=mfr) · Ray 16d ago
lp38692mpx-adj-hero.glb lp38692mpx-adj: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
lp38692mpx-adj-hero.overlay.json Publish 0.1.0 · Ray 16d ago
lp38692mpx-adj.glb Publish 0.1.0 · Ray 16d ago
lp38692mpx-adj.kicad_mod Publish 0.1.0 · Ray 16d ago
lp38692mpx-adj.kicad_sym Publish 0.1.0 · Ray 16d ago
lp38692mpx-adj.lbr Publish 0.1.0 · Ray 16d ago
lp38692mpx-adj.step Publish 0.1.0 · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago

LP38692MPX-ADJ

Texas Instruments · Linear Voltage Regulators (LDO) · SOT-223-5

LP38692MPX-ADJ from Texas Instruments, in a SOT-223-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN input Enable pin that turns the regulator ON or OFF by pulling the pin high or low.
2 ADJ input Adjust pin that sets the regulated output voltage when connected to external resistors R1 and R2 (VOUT = VADJ × (1 + R1/R2)).
3 OUT power_out Regulated output voltage.
4 IN power_in Input supply voltage to the regulator, recommended 2.7 V to 10 V.
5 GND power_in Circuit ground for the regulator; thermally connected to the die and acts as a heat sink when soldered to a large copper plane.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-223-5
Category Power Management ICs
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
ADJ pin voltage VADJ 1.219 1.25 1.281 V VIN = 2.7 V, TJ = 25°C 5
ADJ pin voltage VADJ 1.187 1.25 1.313 V 3.2 V ≤ VIN ≤ 10 V, 100 µA < ILOAD < 1 A 5
Output voltage line regulation ΔVOUT/ΔVIN 0.03 0.1 %/V VOUT + 0.5 V ≤ VIN ≤ 10 V, ILOAD = 25 mA 5
Output voltage load regulation ΔVOUT/ΔILOAD 1.8 5 %/A 1 mA < ILOAD < 1 A, VIN = VOUT + 1 V 5
Dropout voltage VIN, VOUT 950 1600 mV VOUT = 1.8 V, ILOAD = 1 A 5
Dropout voltage VIN, VOUT 80 145 mV VOUT = 2.5 V, ILOAD = 0.1 A 5
Dropout voltage VIN, VOUT 800 1300 mV VOUT = 2.5 V, ILOAD = 1A 5
Dropout voltage VIN, VOUT 65 110 mV VOUT = 3.3 V, ILOAD = 0.1 A 5
Dropout voltage VIN, VOUT 650 1000 mV VOUT = 3.3 V, ILOAD = 1 A 5
Dropout voltage VIN, VOUT 45 100 mV VOUT = 5 V, ILOAD = 0.1 A 5
Dropout voltage VIN, VOUT 450 800 mV VOUT = 5 V, ILOAD = 1 A 5
Quiescent current IQ 55 100 µA VIN ≤ 10 V, ILOAD = 100 µA, 1A 5
Quiescent current (disabled) IQ 0.001 1 µA EN ≤ 0.4 V, TJ = 25°C (LP38692-ADJ Only) 5
ADJ input leakage current IADJ -100 0.01 100 nA VADJ = 0 -1.5 V, VIN = 10 V, TJ = 25°C 5
Output leakage current VOUT (LEAK) 0.5 2 µA VOUT = VOUT(NOM) + 1 V at 10 VIN, TJ = 25°C 5
Enable voltage, output OFF VEN 0.4 V Output = OFF 5
Enable voltage, output ON VEN 1.8 V Output = ON, VIN = 4 V 5
Enable voltage, output ON VEN 3 V Output = ON, VIN = 6 V 5
Enable voltage, output ON VEN 4 V Output = ON, VIN = 10 V 5
Enable pin leakage IEN -1 0.001 1 µA VEN = 0 V or 10 V, VIN = 10 V, TJ = 25°C 5
Minimum load current IL(MIN) 100 µA VIN, VOUT ≤ 4 V 5
Foldback current limit IFB 450 mA VIN, VOUT > 5 V 5
Foldback current limit IFB 1500 mA VIN, VOUT < 4 V 5
Ripple rejection PSRR 55 dB VIN = VOUT + 2 V(DC), with 1 V(p-p) / 120-Hz ripple 5
Thermal shutdown activation TSD 160 °C junction temperature 5
Thermal shutdown hysteresis TSD (HYST) 10 °C junction temperature 5
Output noise en 0.7 µV/√Hz BW = 10 Hz to 10 kHz, VOUT = 3.3 V 5
Supply voltage VIN 2.7 10 V 4
Operating junction temperature TJ -40 125 °C 4
All pins (with respect to GND) VMAX -0.3 12 V 4
Junction temperature TJ -40 150 °C 4
Storage temperature Tstg -65 150 °C 4
ESD, human-body model V(ESD) 2000 V HBM, per ANSI/ESDA/JEDEC JS-001 4
Junction-to-ambient thermal resistance, High-K RθJA 68.5 °C/W NDC (SOT-223), 5 pins 4
Junction-to-case (top) thermal resistance RθJC(top) 52.2 °C/W NDC (SOT-223), 5 pins 4
Junction-to-board thermal resistance RθJB 13 °C/W NDC (SOT-223), 5 pins 4
Junction-to-top characterization parameter ψJT 5.5 °C/W NDC (SOT-223), 5 pins 4
Junction-to-board characterization parameter ψJB 12.8 °C/W NDC (SOT-223), 5 pins 4

CAD (KiCad official)

  • Symbol: LP38692MPX-ADJ
  • Footprint: Package_TO_SOT_SMD:SOT-223-5
  • 3D model: SOT-223-5, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.45 mm nominal SOT height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: lp38692mpx-adj-etched.step / lp38692mpx-adj-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp38692mpx-adj.step / lp38692mpx-adj.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 d9315f47600629b4, retrieved 2026-10-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF