Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LP2951CMX-3.0

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8

LP2951CMX-3.0 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Regulated output voltage with 100 mA ensured maximum output current and internal foldback current limiting to 160 mA.
2 SENSE input Output voltage sense input, typically tied to OUT pin for fixed voltage configuration or to feedback network for programmable output.
3 SHUTDOWN input Logic shutdown input; regulator disabled when voltage ≥1.3 V, enabled when voltage ≤0.7 V with typical 50 µA input current at 2.4 V.
4 GND power_in Ground reference connection point for all bias currents and load returns.
5 ERROR output Open-collector error comparator output, goes low when output drops below nominal by approximately 5%, sinks 400 µA maximum with 250 mV output low voltage.
6 VTAP output Internal resistor divider tap with nominal 1.235 V reference voltage and 20 ppm/°C typical temperature coefficient.
7 FEEDBACK input Voltage feedback input for regulation with 20 nA typical bias current, used with external resistor network for programmable output 1.24 V to 29 V.
8 IN power_in Input supply voltage operating from 2.3 V to 30 V with 75 µA typical quiescent current and 40 mV to 380 mV dropout voltage depending on load current.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: LP2951CMX-3.0
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: lp2951cmx-3-0-etched.step / lp2951cmx-3-0-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp2951cmx-3-0.step / lp2951cmx-3-0.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (62 pp, sha256 b9e1f8851a20b9c9, retrieved 2026-09-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF