Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LP2951-33DRGR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SON-8-EP(3x3)

LP2951-33DRGR from Texas Instruments, in a SON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTPUT power_out Regulated 3.3V output requiring external bypass capacitor of 1µF minimum (1-100µF supported with ESR 0-2Ω) for stability and improved transient response.
2 SENSE input Output voltage sense input for fixed output mode when FEEDBACK connected to VTAP; must be left floating for adjustable output configuration with external divider.
3 SHUTDOWN input Active high enable/disable input; high voltage disables regulator output and low voltage enables operation; connect to ground if shutdown control is not required.
4 GND power_in Ground reference and power return connection; internally connected to thermal pad for SON-8-EP package.
5 ERROR tri_state Open-drain active low fault indicator output; goes low when VOUT drops 6% or more below nominal output voltage.
6 VTAP input Internal reference voltage divider tap for fixed output configuration; connect to FEEDBACK for fixed 3.3V output or leave floating for adjustable output mode.
7 FEEDBACK input Output feedback input determining output voltage; connect to VTAP (with OUTPUT-to-SENSE connection) for fixed 3.3V, or to external resistor divider for adjustable 1.2-29V output.
8 INPUT power_in Unregulated power input pin accepting 2-30V supply voltage; requires bypass capacitor of ≥1µF to ground for voltage stabilization and improved transient response.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SON-8-EP(3x3)
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: LP2951-33DRGR
  • Footprint: Package_SON:WSON-8-1EP_3x3mm_P0.5mm_EP1.6x2.0mm
  • 3D model: SON-8-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: lp2951-33drgr-etched.step / lp2951-33drgr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp2951-33drgr.step / lp2951-33drgr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (48 pp, sha256 d245e8d4bbb0ca93, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF