Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LP2950ACZ-5.0

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · TO-92-3

LP2950ACZ-5.0 from Texas Instruments, in a TO-92-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output voltage pin of the LP2950 TO-92 (LP) package.
2 GND power_in Ground reference pin of the LP2950 TO-92 (LP) package.
3 IN power_in Input supply voltage pin, which the datasheet rates from 2.3 V to 30 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TO-92-3
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input supply voltage, SHUTDOWN input voltage, error comparator output voltage -0.3 30 V Footnote 3: may exceed input supply voltage 5
FEEDBACK input voltage -1.5 30 V Footnote 4: diode-clamp to ground in dual-supply systems 5
Junction temperature TJ 150 °C 5
Storage temperature Tstg -65 150 °C 5
Maximum input supply voltage 30 V 5
Junction temperature, LP2950AC-XX TJ -40 125 °C Recommended operating range 5
Output voltage VOUT 4.975 5 5.025 V TJ = 25°C 7
Output voltage VOUT 4.95 5 5.05 V −25°C ≤ TJ ≤ 85°C 7
Output voltage VOUT 4.94 5 5.06 V Full operating temperature range 7
Output voltage VOUT 4.925 5 5.075 V 100 µA ≤ IL ≤ 100 mA, TJ ≤ TJMAX 7
Output voltage temperature coefficient 20 100 ppm/°C −40°C ≤ TJ ≤ 125°C 7
Line regulation 0.03 0.11 % (VONOM + 1 V) ≤ Vin ≤ 30 V 7
Load regulation 0.04 0.1 % 100 µA ≤ IL ≤ 100 mA 7
Dropout voltage 50 80 mV IL = 100 µA 8
Dropout voltage 150 mV IL = 100 µA, −40°C ≤ TJ ≤ 125°C 8
Dropout voltage 380 450 mV IL = 100 mA 8
Dropout voltage 600 mV IL = 100 mA, −40°C ≤ TJ ≤ 125°C 8
Ground current 75 120 µA IL = 100 µA 8
Ground current 140 µA IL = 100 µA, −40°C ≤ TJ ≤ 125°C 8
Ground current 8 12 mA IL = 100 mA 8
Ground current 14 mA IL = 100 mA, −40°C ≤ TJ ≤ 125°C 8
Dropout ground current 110 170 µA VIN = (VONOM − 0.5 V), IL = 100 µA 8
Dropout ground current 200 µA VIN = (VONOM − 0.5 V), IL = 100 µA, −40°C ≤ TJ ≤ 125°C 8
Current limit 160 200 mA VOUT = 0 V 8
Current limit 220 mA VOUT = 0 V, −40°C ≤ TJ ≤ 125°C 8
Thermal regulation 0.05 0.2 %/W 50 mA load pulse at VIN = 30 V (1.25-W pulse) for T = 10 ms 8
Output leakage current 0.01 1 µA VOH = 30 V 9
Output leakage current 2 µA VOH = 30 V, −40°C ≤ TJ ≤ 125°C 9
Output low voltage 150 250 mV VIN = (VONOM − 0.5 V), IOL = 400 µA 9
Output low voltage 400 mV VIN = (VONOM − 0.5 V), IOL = 400 µA, −40°C ≤ TJ ≤ 125°C 9
Upper threshold voltage 40 60 mV See note 12 9
Lower threshold voltage 75 95 mV See note 12 9
Logic voltage High (Regulator OFF) 2 V −40°C ≤ TJ ≤ 125°C 9
Shutdown pin input current 30 50 µA VShutdown = 2.4 V 9
Shutdown pin input current 100 µA VShutdown = 2.4 V, −40°C ≤ TJ ≤ 125°C 9
Shutdown pin input current 450 600 µA VShutdown = 30 V 9
Shutdown pin input current 750 µA VShutdown = 30 V, −40°C ≤ TJ ≤ 125°C 9
Regulator output current in shutdown 3 10 µA VSHUTDOWN ≥ 2 V, VIN ≤ 30 V, VOUT = 0, FEEDBACK tied to VTAP 9
Regulator output current in shutdown 20 µA −40°C ≤ TJ ≤ 125°C 9
Junction-to-ambient thermal resistance (RθJA) RθJA 157.4 °C/W TO-92 (LP) 3 pins, High-K board 6
Junction-to-case (top) thermal resistance RθJC(top) 81.2 °C/W TO-92 (LP) 3 pins 6
Junction-to-board thermal resistance RθJB 153.6 °C/W TO-92 (LP) 3 pins 6
Junction-to-top characterization parameter ψJT 25.2 °C/W TO-92 (LP) 3 pins 6

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper capacitor, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO circuit connections is stron 32

CAD (KiCad official)

  • Symbol: LP2950ACZ-5.0
  • Footprint: Package_TO_SOT_THT:TO-92_Inline
  • 3D model: TO-92-3 (KiCad packages3D, STEP)
  • 3D model files: lp2950acz-5-0-etched.step / lp2950acz-5-0-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp2950acz-5-0.step / lp2950acz-5-0.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (62 pp, sha256 b9e1f8851a20b9c9, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF