component
LNTR4003NLT1G
Public Made by Adomby adom
LRC ESD Protection Devices, SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownLNTR4003NLT1G
LRC · ESD Protection Devices · SOT-23
LNTR4003NLT1G from LRC, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Gate | input | Gate with ESD protection; gate-to-source voltage limited to ±20 V continuous, with a typical threshold of 1.5 V (0.8 V min, 2 V max) at ID = 250 μA. |
| 2 | Source | passive | Source terminal of the N-channel MOSFET; body diode continuous source current is 1 A. |
| 3 | Drain | passive | Drain terminal; drain-source voltage is rated at 30 V and continuous drain current is 0.5 A steady state at TA = 25°C. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | LRC |
| Package | SOT-23 |
| Category | Circuit Protection |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Drain-Source Voltage | VDSS | 30 | V | Ta = 25°C | 1 | ||
| Gate-to-Source Voltage - Continuous | VGS | -20 | 20 | V | Ta = 25°C | 1 | |
| Pulsed Drain Current | IDM | 1.7 | A | tp=10μs | 1 | ||
| Junction and Storage temperature | TJ,Tstg | -55 | 150 | ºC | 1 | ||
| Maximum Temperature for Soldering Purposes | TL | 260 | ºC | 1 | |||
| Thermal Resistance, Junction-to-Ambient, Steady State | RΘJA | 180 | ºC/W | Steady State (Note 1) | 2 | ||
| Thermal Resistance, Junction-to-Ambient, t<10s | RΘJA | 150 | ºC/W | t < 10s (Note 1) | 2 | ||
| Drain-Source Breakdown Voltage | V(BR)DSS | 30 | Vdc | VGS = 0, ID = 100μAdc | 2 | ||
| Zero Gate Voltage Drain Current | IDSS | 1 | μAdc | VDS=30V, VGS=0V | 2 | ||
| Gate-Body Leakage Current, Forward | IGSS | -1 | 1 | μAdc | VDS = 0 V, VGS = ±10 V | 2 | |
| Gate Threshold Voltage | VGS(th) | 0.8 | 1 | 1.5 | Vdc | VDS = VGS, ID = 250μAdc | 2 |
| Forward Voltage | VSD | 0.65 | 0.7 | V | VGS = 0 Vdc, ISD = 10 mAdc | 2 | |
| Drain-to-Source Breakdown Voltage Temperature Coefficient | V(BR)DSS/TJ | 40 | mV/°C | 2 | |||
| Input Capacitance | Ciss | 41 | pF | VGS = 0 V, f = 1.0MHz, VDS= 5 V | 2 | ||
| Output Capacitance | Coss | 12 | pF | VGS = 0 V, f = 1.0MHz, VDS= 5 V | 2 | ||
| Reverse Transfer Capacitance | Crss | 8.1 | pF | VGS = 0 V, f = 1.0MHz, VDS= 5 V | 2 | ||
| Reverse Recovery Time | trr | 14 | ns | VGS = 0 V, dIS/dt = 8A/μs, IS = 10 mA | 2 |
CAD (KiCad official)
- Symbol:
LNTR4003NLT1G - Footprint:
Package_TO_SOT_SMD:SOT-23 - 3D model: SOT-23 (KiCad packages3D, STEP)
- 3D model files:
lntr4003nlt1g-etched.step/lntr4003nlt1g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lntr4003nlt1g.step/lntr4003nlt1g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: LRC datasheet (5 pp, sha256
9be15b4c91ca6277, retrieved 2026-10-22, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).