Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LNBH26SPQR

STMicroelectronics · Power Management - Specialized · QFN-24-EP(4x4)

LNBH26SPQR from STMicroelectronics, in a QFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DSQOUT-B output Open-drain DiSEqC output of the tone detector for DiSEqC 2.0 data decoding, low when a tone is detected on DETIN-B, and set to ground if not used.
2 FLT output Open-drain fault output, set low on overload (OLF), overtemperature (OTF) or power-not-good (PNG), to be pulled up with 5 V max.
3 LX-A passive Drain of the integrated channel A N-channel power MOSFET of the DC-DC step-up converter.
4 P-GND power_in DC-DC converter power ground, to be connected directly to the exposed pad.
5 LX-B passive Drain of the integrated channel B N-channel power MOSFET of the DC-DC step-up converter.
6 ADDR input Address pin whose voltage level selects one of two I²C bus addresses (see Table 15 of the datasheet, not reproduced in this extract).
7 SCL input Serial clock input from the I²C bus.
8 SDA bidirectional Bidirectional serial data line to and from the I²C bus.
9 ISEL passive A resistor RSEL between ISEL and GND sets the linear regulator current limit, the same limit applying to both channels A and B.
10 N.C. unconnected Not internally connected; leave floating if not used.
11 VUP-B power_in Input of the channel B linear post-regulator, monitored by the channel B step-up controller to keep minimum dropout across the pass transistor.
12 VOUT-B power_out Channel B LNB output from the very low drop linear regulator, with voltage selected through the data1 register (Table 13).
13 DETIN-B input Channel B 22 kHz tone decoder input that must be AC-coupled to the DiSEqC 2.0 bus, and set to ground if not used.
14 BPSW-B output Open-drain pin driving an external transistor that bypasses the channel B output RL filter during DiSEqC transmit mode, and set to ground if not used.
15 GND power_in Analog circuit ground, to be connected directly to the exposed pad.
16 BYP passive Connects only to an external ceramic bypass capacitor for internal pre-regulator filtering; any external current or voltage source may cause permanent damage.
17 VCC power_in Supply input of 8 to 16 V for the IC DC-DC power supply.
18 BPSW-A output Open-drain pin driving an external transistor that bypasses the channel A output RL filter during DiSEqC transmit mode, and set to ground if not used.
19 DETIN-A input Channel A 22 kHz tone decoder input that must be AC-coupled to the DiSEqC 2.0 bus, and set to ground if not used.
20 VOUT-A power_out Channel A LNB output from the very low drop linear regulator, with voltage selected through the data1 register (Table 13).
21 VUP-A power_in Input of the channel A linear post-regulator, monitored by the channel A step-up controller to keep minimum dropout across the pass transistor.
22 DSQIN-A input TTL-compatible input used as DiSEqC envelope input (EXTM-A=0, TEN-A=1) or external 22 kHz TTL input (EXTM-A=TEN-A=1), and pulled high if the tone is controlled by TEN-A only.
23 DSQOUT-A output Open-drain DiSEqC output of the channel A tone detector, low when a tone is detected on DETIN-A, and set to ground if not used.
24 DSQIN-B input TTL-compatible input used as DiSEqC envelope input (EXTM-B=0, TEN-B=1) or external 22 kHz TTL input, and pulled high if the tone is controlled by TEN-B only.
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package QFN-24-EP(4x4)
Category Power Management (PMIC)
Pins 25

CAD (KiCad official)

  • Symbol: LNBH26SPQR
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm
  • 3D model: QFN-24-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: lnbh26spqr-etched.step / lnbh26spqr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lnbh26spqr.step / lnbh26spqr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (35 pp, sha256 bb75db3817409bed, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF