Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LMV358IPT

STMicroelectronics · Operational Amplifier · TSSOP-8

LMV358IPT from STMicroelectronics, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Output 1 output Output of amplifier 1, rail-to-rail, with maximum output current of approximately 48 mA.
2 Inverting input 1 input Inverting input of amplifier 1, with common mode range VDD - 0.2 V to VCC + 0.2 V.
3 Non-inverting input 1 input Non-inverting input of amplifier 1, with common mode range VDD - 0.2 V to VCC + 0.2 V.
4 VDD power_in Negative supply rail (ground in single-supply use, VDD = 0 V in the electrical characteristics).
5 Non-inverting input 2 input Non-inverting input of amplifier 2, with common mode range VDD - 0.2 V to VCC + 0.2 V.
6 Inverting input 2 input Inverting input of amplifier 2, with common mode range VDD - 0.2 V to VCC + 0.2 V.
7 Output 2 output Output of amplifier 2, rail-to-rail, with maximum output current of approximately 48 mA.
8 VCC power_in Positive supply, operating range 2.7 to 6 V (absolute maximum 7 V).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package TSSOP-8
Category Amplifiers/Comparators
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage (absolute maximum) VCC 7 V Voltages referenced to network terminal 3
Differential input voltage Vid -1 1 V If Vid > ±1 V, input current ≤ ±1 mA 3
Storage temperature Tstg -65 150 °C 3
Maximum junction temperature Tj 150 °C 3
Lead temperature (soldering) 250 °C 10 s 3
ESD HBM 2 kV Human body model, 100 pF via 1.5 kΩ 3
ESD MM 200 V Machine model, 200 pF 3
ESD CDM 1.5 kV Charged device model, given for SO8/TSSOP 3
Supply voltage VCC 2.7 6 V Operating range 4
Operating free air temperature range Toper -40 125 °C 4
Input offset voltage Vio 0.1 3 mV VCC=2.7 V, Vicm = Vout = VCC/2, Tamb = 25 °C 5
Input offset voltage over temperature Vio 6 mV VCC=2.7 V, Tmin ≤ Tamb ≤ Tmax 5
Input offset current Iio 1 9 nA VCC=2.7 V, Vicm = Vout = VCC/2 5
Input offset current over temperature Iio 25 nA VCC=2.7 V, Tmin ≤ Tamb ≤ Tmax 5
Input bias current Iib 10 50 nA VCC=2.7 V, Vicm = Vout = VCC/2 5
Input bias current over temperature Iib 85 nA VCC=2.7 V, Tmin ≤ Tamb ≤ Tmax 5
Common mode rejection ratio CMR 55 85 dB VCC=2.7 V, 0 ≤ Vicm ≤ VCC 5
Supply voltage rejection ratio SVR 70 80 dB VCC=2.7 V, Vicm = VCC/2 5
Large signal voltage gain Avd 80 100 dB VCC=2.7 V, Vout = 0.5 to 2.2 V, RL = 10 kΩ 5
Large signal voltage gain Avd 70 88 dB VCC=2.7 V, Vout = 0.5 to 2.2 V, RL = 2 kΩ 5
High level output voltage VOH 2.6 2.65 V VCC=2.7 V, Vid = 100 mV, Tmin ≤ Tamb ≤ Tmax, RL = 10 kΩ 5
High level output voltage VOH 2.55 2.6 V VCC=2.7 V, Vid = 100 mV, Tmin ≤ Tamb ≤ Tmax, RL = 2 kΩ 5
Low level output voltage VOL 15 90 mV VCC=2.7 V, Vid = -100 mV, Tmin ≤ Tamb ≤ Tmax, RL = 10 kΩ 5
Low level output voltage VOL 50 100 mV VCC=2.7 V, Vid = -100 mV, Tmin ≤ Tamb ≤ Tmax, RL = 2 kΩ 5
Output source current Io 5 46 mA VCC=2.7 V, Vid = 100 mV, VO = VDD 5
Output sink current Io 5 46 mA VCC=2.7 V, Vid = -100 mV, VO = VCC 5
Supply current (per amplifier) ICC 145 200 µA VCC=2.7 V, Vout = VCC/2, AVCL = 1, no load 5
Supply current (per amplifier) over temperature ICC 230 µA VCC=2.7 V, Tmin ≤ Tamb ≤ Tmax 5
Input offset voltage Vio 0.1 3 mV VCC=5 V, Vicm = Vout = VCC/2, Tamb = 25 °C 6
Input offset voltage over temperature Vio 6 mV VCC=5 V, Tmin ≤ Tamb ≤ Tmax 6
Input offset current Iio 1 9 nA VCC=5 V, Vicm = Vout = VCC/2 6
Input offset current over temperature Iio 25 nA VCC=5 V, Tmin ≤ Tamb ≤ Tmax 6
Input bias current Iib 16 63 nA VCC=5 V, Vicm = Vout = VCC/2 6
Input bias current over temperature Iib 95 nA VCC=5 V, Tmin ≤ Tamb ≤ Tmax 6
Common mode rejection ratio CMR 65 95 dB VCC=5 V, 0 ≤ Vicm ≤ VCC 6
Supply voltage rejection ratio SVR 70 90 dB VCC=5 V, Vicm = VCC/2 6
Large signal voltage gain Avd 85 97 dB VCC=5 V, Vout = 0.5 to 4.5 V, RL = 10 kΩ 6
Large signal voltage gain Avd 77 93 dB VCC=5 V, Vout = 0.5 to 4.5 V, RL = 2 kΩ 6
High level output voltage VOH 4.85 4.95 V VCC=5 V, Vid = 100 mV, Tmin ≤ Tamb ≤ Tmax, RL = 10 kΩ 6
High level output voltage VOH 4.8 4.91 V VCC=5 V, Vid = 100 mV, Tmin ≤ Tamb ≤ Tmax, RL = 2 kΩ 6
Low level output voltage VOL 40 180 mV VCC=5 V, Vid = -100 mV, Tmin ≤ Tamb ≤ Tmax, RL = 10 kΩ 6
Low level output voltage VOL 80 200 mV VCC=5 V, Vid = -100 mV, Tmin ≤ Tamb ≤ Tmax, RL = 2 kΩ 6
Output source current Io 7 48 mA VCC=5 V, Vid = 100 mV, VO = VDD 6
Output sink current Io 7 48 mA VCC=5 V, Vid = -100 mV, VO = VCC 6
Supply current (per amplifier) ICC 162 220 µA VCC=5 V, Vout = VCC/2, AVCL = 1, no load 6
Supply current (per amplifier) over temperature ICC 250 µA VCC=5 V, Tmin ≤ Tamb ≤ Tmax 6
Input offset voltage drift ΔVio/ΔT 2 µV/°C VCC=2.7 V, not stated 5
Gain bandwidth product GBP 1 MHz VCC=2.7 V, RL = 10 kΩ, CL = 100 pF, f = 100 kHz 5
Slew rate SR 0.35 V/µs VCC=2.7 V, RL = 600 Ω, CL = 100 pF, AV = 1 5
Phase margin ɸm 44 Degrees VCC=2.7 V, RL = 600 Ω, CL = 100 pF 5
Input voltage noise en 40 nV/√Hz not stated 5
Total harmonic distortion THD 0.01 % not stated 5
Input offset voltage drift ΔVio/ΔT 2 µV/°C VCC=5 V, not stated 6
Gain bandwidth product GBP 1.3 MHz VCC=5 V, RL = 10 kΩ, CL = 100 pF, f = 100 kHz 6
Slew rate SR 0.45 V/µs VCC=5 V, RL = 600 Ω, CL = 100 pF, AV = 1 6
Phase margin ɸm 48 Degrees VCC=5 V, RL = 600 Ω, CL = 100 pF 6
Input voltage noise en 40 nV/√Hz VCC=5 V, not stated 6
Total harmonic distortion THD 0.01 % VCC=5 V, not stated 6
Thermal resistance junction-to-ambient (TSSOP8) Rthja 120 °C/W Junction-to-ambient, TSSOP8 package 3
Thermal resistance junction-to-case (TSSOP8) Rthjc 37 °C/W Junction-to-case, TSSOP8 package 3

CAD (KiCad official)

  • Symbol: LMV358IPT
  • Footprint: Package_SO:TSSOP-8_3x3mm_P0.65mm
  • 3D model: TSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: lmv358ipt-etched.step / lmv358ipt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lmv358ipt.step / lmv358ipt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (18 pp, sha256 62e0ecd167aed5ca, retrieved 2026-10-21, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF