Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LMR36520FADDAR

Texas Instruments · DC-DC Converters · SO-8

LMR36520FADDAR from Texas Instruments, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PGND power_in Power and analog ground terminal serving as ground reference for internal circuits; all electrical parameters measured relative to this pin.
2 VIN power_in Input power supply to regulator with recommended range 4.2V to 65V; connect quality bypass capacitors directly to this pin and PGND.
3 EN input Enable input; high level enables operation, low level disables operation; can connect directly to VIN but must not be left floating.
4 PG output Open-drain power good flag output; provides high level when power is good and low level when power is bad or EN is low; must connect through current-limiting resistor to voltage supply.
5 FB input Feedback input connected to tap point of feedback voltage divider for regulator output voltage setting; must not be left floating.
6 VCC power_out Internal 5V LDO regulated output used as power supply for internal control circuit; do not connect to external loads; requires 1µF capacitor between this pin and PGND.
7 BOOT power_in Bootstrap power voltage supply for internal high-side gate driver; requires 100nF quality capacitor connected between this pin and SW pin.
8 SW output Regulator switch node driven by internal switching MOSFETs; connect to external power inductor for energy transfer during buck conversion.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SO-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: LMR36520FADDAR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: lmr36520faddar-etched.step / lmr36520faddar-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lmr36520faddar.step / lmr36520faddar.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 14e019f7486a9fe9, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF