component

LMR14206XMK

Public Made by Adom

by adom

Texas Instruments DC-DC Converters, TSOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)lmr14206xmkfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers lmr14206xmk: viewers · Ray 2d ago
lmr14206xmk-etched.glb lmr14206xmk: factory component page (tier=lcsc) · Ray 2d ago
lmr14206xmk-etched.step lmr14206xmk: factory component page (tier=lcsc) · Ray 2d ago
lmr14206xmk-hero.glb lmr14206xmk: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
lmr14206xmk-hero.overlay.json Publish 0.1.0 · Ray 2d ago
lmr14206xmk.glb Publish 0.1.0 · Ray 2d ago
lmr14206xmk.kicad_mod Publish 0.1.0 · Ray 2d ago
lmr14206xmk.kicad_sym Publish 0.1.0 · Ray 2d ago
lmr14206xmk.lbr Publish 0.1.0 · Ray 2d ago
lmr14206xmk.step Publish 0.1.0 · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/lmr14206xmk · Ray 2d ago

LMR14206XMK

Texas Instruments · DC-DC Converters · TSOT-23-6

LMR14206XMK from Texas Instruments, in a TSOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CB passive Gate-drive bias for the internal switch: connect the CBOOT capacitor between CB and SW, with 0.15 µF or larger recommended, and CB voltage above SW is limited to 7V absolute maximum.
2 GND power_in Ground connection for the regulator; the ground side of the feedback network should be connected directly to this pin.
3 FB input Feedback input where VOUT = VFB(1+R1/R2) with VFB of 0.765V nominal; feedback resistors should be in the 100 Ω to 10 kΩ range to avoid input bias errors, and FB is rated -0.3V to +5V absolute maximum.
4 SHDN input Logic-level shutdown input that is pulled to GND to disable and pulled high to enable (2.3V or higher logic signals); it may be tied to VIN or left open if unused, and should not exceed 42V.
5 VIN power_in Power input with a 4.5V to 42V normal operating range (absolute maximum -0.3V to +45V).
6 SW output Power FET output that connects to the inductor, the catch diode and the CBOOT capacitor, with SW voltage up to 42V in operation.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSOT-23-6
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: LMR14206XMK
  • Footprint: Package_TO_SOT_SMD:TSOT-23-6
  • 3D model: TSOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: lmr14206xmk-etched.step / lmr14206xmk-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lmr14206xmk.step / lmr14206xmk.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (21 pp, sha256 d7a2ee010ea437c1, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF