main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 10d ago
viewers lmp7717mf: viewers · Ray 10d ago
lmp7717mf-etched.glb Publish 0.1.0 · Ray 10d ago
lmp7717mf-etched.step lmp7717mf: factory component page (tier=mfr) · Ray 10d ago
lmp7717mf-hero.glb lmp7717mf: hero GLB from the etched model (keeps the MPN mark) · Ray 10d ago
lmp7717mf-hero.overlay.json Publish 0.1.0 · Ray 10d ago
lmp7717mf.glb Publish 0.1.0 · Ray 10d ago
lmp7717mf.kicad_mod Publish 0.1.0 · Ray 10d ago
lmp7717mf.kicad_sym Publish 0.1.0 · Ray 10d ago
lmp7717mf.lbr Publish 0.1.0 · Ray 10d ago
lmp7717mf.step Publish 0.1.0 · Ray 10d ago
package.json Publish 0.1.0 · Ray 10d ago
page.json Set visibility: public · Ray 10d ago
README.md Publish 0.1.0 · Ray 10d ago

LMP7717MF

Texas Instruments · Operational Amplifier · SOT-23-5

LMP7717MF from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTPUT output Rail-to-rail amplifier output, swinging to within 25 mV of either rail at 10 kΩ load (5V supply).
2 V- power_in Negative supply (ground in single-supply use); supply voltage V+ - V- is 1.8V to 5.5V operating and 6.0V absolute maximum.
3 +IN input Non-inverting input of the CMOS input stage, with common mode range including the negative rail and pin voltage limited to V- −0.3V to V+ +0.3V.
4 -IN input Inverting input of the CMOS input stage, with differential input voltage limited to ±0.3V and pin voltage limited to V- −0.3V to V+ +0.3V.
5 V+ power_in Positive supply; supply voltage V+ - V- is 1.8V to 5.5V operating and 6.0V absolute maximum.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Amplifiers
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Offset Voltage VOS -150 10 150 µV V+ = 5V, TA = 25°C; ±450 at temperature extremes 6
Input Offset Voltage Temperature Drift (LMP7717) TC VOS -1 4 µV/°C V+ = 5V, LMP7717; typ column is ±4 (as printed) 6
Input Bias Current IB 0.1 1 pA VCM = 2.0V, -40°C ≤ TA ≤ 85°C; 25 at 85°C, 100 at 125°C 6
Input Offset Current IOS 0.01 0.5 pA VCM = 2.0V; 50 at temperature extremes 6
Common Mode Rejection Ratio CMRR 85 100 dB 0V ≤ VCM ≤ 3.7V; 80 at temperature extremes 6
Power Supply Rejection Ratio PSRR 85 100 dB 2.0V ≤ V+ ≤ 5.5V, VCM = 0V; 80 at temperature extremes 6
Power Supply Rejection Ratio PSRR 85 98 dB 1.8V ≤ V+ ≤ 5.5V, VCM = 0V 6
Open Loop Voltage Gain AVOL 88 107 dB LMP7717, VOUT = 0.3V to 4.7V, RL = 2 kΩ to V+/2; 82 at temperature extremes 6
Open Loop Voltage Gain AVOL 92 110 dB LMP7717, VOUT = 0.3V to 4.7V, RL = 10 kΩ to V+/2; 88 at temperature extremes 6
Output Voltage Swing High VOUT 35 70 mV from rail LMP7717, RL = 2 kΩ to V+/2; 77 at temperature extremes 6
Output Voltage Swing High VOUT 25 60 mV from rail RL = 10 kΩ to V+/2; 66 at temperature extremes 6
Output Voltage Swing Low VOUT 42 70 mV from rail LMP7717, RL = 2 kΩ to V+/2; 73 at temperature extremes 6
Output Voltage Swing Low VOUT 25 60 mV from rail RL = 10 kΩ to V+/2; 66 at temperature extremes 6
Output Short Circuit Current Sourcing IOUT 46 60 mA Sourcing to V-, VIN = 200 mV; 38 at temperature extremes 6
Output Short Circuit Current Sinking IOUT 10.5 21 mA Sinking to V+, VIN = -200 mV; 6.5 at temperature extremes 6
Supply Current per Amplifier IS 1.15 1.4 mA LMP7717; 1.75 at temperature extremes 7
Common Mode Voltage Range CMVR -0.3 4 V CMRR ≥ 60 dB, V+ = 5V 6
Slew Rate Rising SR 35 V/µs AV = +10, Rising (10% to 90%) 7
Slew Rate Falling SR 28 V/µs AV = +10, Falling (90% to 10%) 7
Gain Bandwidth GBW 88 MHz AV = +10, RL = 10 kΩ 7
Input Referred Voltage Noise Density en 5.8 nV/√Hz f = 1 kHz 7
Input Referred Current Noise Density in 0.01 pA/√Hz f = 1 kHz 7
Total Harmonic Distortion + Noise THD+N 0.01 % f = 1 kHz, AV = 1, RL = 600Ω 7
Supply Voltage (V+, V-) 6 V 3
VIN Differential -0.3 0.3 V 3
Input/Output Pin Voltage -0.3 0.3 V V- −0.3V to V+ +0.3V 3
Storage Temperature Range -65 150 °C 3
Junction Temperature TJ 150 °C 3
ESD Human Body Model 2000 V 3
ESD Machine Model 200 V 3
ESD Charge-Device Model 1000 V 3
Operating Temperature Range -40 125 °C 3
Operating Supply Voltage V+, V- 2 5.5 V -40°C ≤ TA ≤ 125°C 3
Operating Supply Voltage V+, V- 1.8 5.5 V 0°C ≤ TA ≤ 125°C 3
Package Thermal Resistance 5-Pin SOT-23 θJA 180 °C/W 5-Pin SOT-23 3

CAD (KiCad official)

  • Symbol: LMP7717MF
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: lmp7717mf-etched.step / lmp7717mf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lmp7717mf.step / lmp7717mf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 934a82029e9a251c, retrieved 2026-10-24, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF