component

LMH6646MAX

Public Made by Adom

by adom

Texas Instruments Operational Amplifier, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentoperational amplifier-comparatorlmh6646maxfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LMH6646MAX

Texas Instruments · Operational Amplifier · SOIC-8

LMH6646MAX from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT A output Channel A output, which swings to within 20 mV of either supply rail and delivers a linear output current of ±20 mA.
2 -IN A input Channel A inverting input; voltages at input pins must stay within the absolute maximum limits of V+ + 0.8 V and V− − 0.8 V, and the common-mode range extends 0.3 V beyond either supply rail.
3 +IN A input Channel A non-inverting input; voltages at input pins must stay within the absolute maximum limits of V+ + 0.8 V and V− − 0.8 V, and the common-mode range extends 0.3 V beyond either supply rail.
4 V- power_in Negative supply rail; the supply span (V+ − V−) is specified from 2.5 V to 12 V, with an absolute maximum of 12.6 V.
5 +IN B input Channel B non-inverting input; voltages at input pins must stay within the absolute maximum limits of V+ + 0.8 V and V− − 0.8 V, and the common-mode range extends 0.3 V beyond either supply rail.
6 -IN B input Channel B inverting input; voltages at input pins must stay within the absolute maximum limits of V+ + 0.8 V and V− − 0.8 V, and the common-mode range extends 0.3 V beyond either supply rail.
7 OUT B output Channel B output, which swings to within 20 mV of either supply rail and delivers a linear output current of ±20 mA.
8 V+ power_in Positive supply rail; the supply span (V+ − V−) is specified from 2.5 V to 12 V, with an absolute maximum of 12.6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Operational Amplifier/Comparator
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
-3dB bandwidth BW 40 55 MHz AV = +1, VOUT = 200 mVPP, VCM = 0.7 V (2.7 V table) 5
Slew rate SR 15 22 V/μs AV = −1, VO = 2 VPP (2.7 V table) 5
Input offset voltage VOS -3 3 mV 0V ≤ VCM ≤ 2.7 V (2.7 V table, V+ = 2.7V, V- = 0V) 5
Input offset average drift TC VOS -5 5 μV/°C See (6) 5
Input bias current IB 0.4 2 μA VCM = 2.5 V (2.7 V table) 5
Input bias current IB -2 -0.68 μA VCM = 0.5 V (2.7 V table) 5
Input offset current IOS 1 500 nA 0 V ≤ VCM ≤ 2.7 V (2.7 V table) 5
Input common-mode voltage range, low limit CMVR -0.5 -0.3 V CMRR ≥ 50dB (2.7 V table) 5
Input common-mode voltage range, high limit CMVR 3 3.2 V CMRR ≥ 50dB (2.7 V table) 5
Common mode rejection ratio CMRR 46 77 dB VCM stepped from 0 V to 2.7 V (2.7 V table) 5
Common mode rejection ratio CMRR 58 76 dB VCM stepped from 0 V to 1.55 V (2.7 V table) 5
Large signal voltage gain AVOL 76 87 dB VO = 0.35 V to 2.35 V (2.7 V table) 5
Output swing high VO 2.55 2.66 V RL = 1k to V+/2 (2.7 V table) 5
Output swing low VO 40 150 mV RL = 1k to V+/2 (2.7 V table) 5
Output current IOUT -20 20 mA VOUT = 0.5V from rails (2.7 V table) 6
Power supply rejection ratio PSRR 75 83 dB V+ = 2.7V to 3.7V or V- = 0V to −1V (2.7 V table) 6
Supply current (per channel), normal operation IS 650 1250 μA Normal operation (2.7 V table) 6
-3dB bandwidth BW 40 55 MHz AV = +1, VOUT = 200 mVPP (5 V table) 7
Slew rate SR 15 22 V/μs AV = −1, VO = 2 VPP (5 V table) 7
Input offset voltage VOS -3 3 mV 0V ≤ VCM ≤ 5V (5 V table, V+ = 5V, V- = 0V) 7
Input offset average drift TC VOS -5 5 μV/C See (6) 7
Input bias current IB 0.36 2 μA VCM = 4.8V (5 V table) 7
Input bias current IB -2 -0.68 μA VCM = 0.5V (5 V table) 7
Input offset current IOS 1 500 nA 0V ≤ VCM ≤ 5V (5 V table) 7
Input common-mode voltage range, low limit CMVR -0.5 -0.3 V CMRR ≥ 50dB (5 V table) 7
Input common-mode voltage range, high limit CMVR 5.3 5.5 V CMRR ≥ 50dB (5 V table) 7
Common mode rejection ratio CMRR 56 82 dB VCM stepped from 0V to 5V (5 V table) 7
Common mode rejection ratio CMRR 66 85 dB VCM stepped from 0V to 3.8V (5 V table) 7
Large signal voltage gain AVOL 76 85 dB VO = 1.5V to 3.5V (5 V table) 7
Output swing high VO 4.8 4.95 V RL = 1k to V+/2 (5 V table) 8
Output swing low VO 50 200 mV RL = 1k to V+/2 (5 V table) 8
Output current IOUT -20 20 mA VOUT = 0.5V From rails (5 V table) 8
Power supply rejection ratio PSRR 75 95 dB V+ = 5V to 6V or V- = 0V to −1V (5 V table) 8
Supply current (per channel), normal operation IS 700 1400 μA Normal operation (5 V table) 8
-3dB bandwidth BW 40 55 MHz AV = +1, VOUT = 200 mVPP (±5 V table) 9
Slew rate SR 15 22 V/μs AV = −1, VO = 2 VPP (±5 V table) 9
Input offset voltage VOS -3 3 mV −5V ≤ VCM ≤ 5 V (±5 V table, V+ = 5V, V- = −5V) 9
Input offset average drift TC VOS -5 5 μV/°C See (5) 9
Input bias current IB 0.4 2 μA VCM = 4.8 V (±5 V table) 9
Input bias current IB -2 -0.65 μA VCM = −4.5 V (±5 V table) 9
Input offset current IOS 3 500 nA −5V ≤ VCM ≤ 5 V (±5 V table) 9
Input common-mode voltage range, low limit CMVR -5.5 -5.3 V CMRR ≥ 50dB (±5 V table) 9
Input common-mode voltage range, high limit CMVR 5.3 5.5 V CMRR ≥ 50dB (±5 V table) 9
Common mode rejection ratio CMRR 60 84 dB VCM stepped from −5 V to 5 V (±5 V table) 9
Common mode rejection ratio CMRR 66 104 dB VCM stepped from −5 V to 3.5 V (±5 V table) 9
Large signal voltage gain AVOL 76 85 dB VO = −2 V to 2 V (±5 V table) 9
Output swing high VO 4.7 4.92 V RL = 1 kΩ (±5 V table) 10
Output swing low VO -4.93 -4.7 V RL = 1 kΩ (±5 V table) 10
Output current IOUT -20 20 mA VOUT = 0.5V from rails (±5 V table) 10
Power supply rejection ratio PSRR 76 95 dB V+ = 5 V to 6 V or V- = −5 V to −6 V (±5 V table) 10
Supply current (per channel), normal operation IS 725 1600 μA Normal operation (±5 V table) 10
Differential input voltage VIN -2.5 2.5 V VIN differential ±2.5 V as printed 4
Supply voltage (V+ − V−) 12.6 V 4
Junction temperature 150 °C 4
Soldering, infrared or convection 235 °C Infrared or Convection (20 sec) 4
Soldering, wave 260 °C Wave Soldering (10 sec) 4
Storage temperature range Tstg -65 150 °C 4
Supply voltage (V+ − V−) 2.5 12 V Operating free-air temperature range 4
Temperature range -40 85 °C Operating free-air temperature range 4
Junction-to-ambient thermal resistance (SOIC-8) RθJA 190 °C/W SOIC-8 package, soldered to PC board 4

CAD (KiCad official)

  • Symbol: LMH6646MAX
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: lmh6646max-etched.step / lmh6646max-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lmh6646max.step / lmh6646max.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 48ec2645547da000, retrieved 2026-10-29, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF