Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LMH0376SQX

Texas Instruments · Video Interface ICs · WQFN-48-EP(7x7)

LMH0376SQX from Texas Instruments, in a WQFN-48-EP(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SDI0 input Positive input of differential serial data input 0 with 100Ω internal termination.
2 SDI0 input Negative input of differential serial data input 0 with 100Ω internal termination.
3 VCC power_in Positive power supply, 2.5V nominal.
4 SDI1 input Positive input of differential serial data input 1 with 100Ω internal termination.
5 SDI1 input Negative input of differential serial data input 1 with 100Ω internal termination.
6 VCC power_in Positive power supply, 2.5V nominal.
7 SDI2 input Positive input of differential serial data input 2 with 100Ω internal termination.
8 SDI2 input Negative input of differential serial data input 2 with 100Ω internal termination.
9 ENABLE input Device enable control with internal pullup; H = enabled, L = powered down.
10 SDI3 input Positive input of differential serial data input 3 with 100Ω internal termination.
11 SDI3 input Negative input of differential serial data input 3 with 100Ω internal termination.
12 VCC power_in Positive power supply, 2.5V nominal.
13 VEE power_in Ground connection, negative power supply.
14 VCC power_in Positive power supply, 2.5V nominal.
15 BYPASS input Reclocker bypass control with internal pulldown; H = bypassed, L = normal operation.
16 MUTE input Output mute control with internal pullup; H = normal, L = SDO0 and SDO1 muted.
17 SPI_EN input SPI register access enable with internal pulldown; H = SPI mode, L = pin mode.
18 XTAL_IN input External 27 MHz crystal or clock input for optional reference; connect to GND for referenceless mode.
19 VEE power_in Ground connection, negative power supply.
20 VEE power_in Ground connection, negative power supply.
21 VEE power_in Ground connection, negative power supply.
22 XTAL_OUT output External 27 MHz crystal or clock output for cascading to additional devices.
23 VEE power_in Ground connection, negative power supply.
24 LOCK_DETECT output PLL lock detect status output, active high; H = locked, L = unlocked.
25 VEE power_in Ground connection, negative power supply.
26 VEE power_in Ground connection, negative power supply.
27 VEE power_in Ground connection, negative power supply.
28 SDO1 output Positive output of differential serial data output 1 or recovered clock (LVDS).
29 SDO1 output Negative output of differential serial data output 1 or recovered clock (LVDS).
30 VCC power_in Positive power supply, 2.5V nominal.
31 VCC power_in Positive power supply, 2.5V nominal.
32 SDO0 output Positive output of differential serial data output 0 (LVDS).
33 SDO0 output Negative output of differential serial data output 0 (LVDS).
34 VCC power_in Positive power supply, 2.5V nominal.
35 VCC power_in Positive power supply, 2.5V nominal.
36 SD/HD output Data rate range indication output; H = SD (270 Mbps), L = HD/3G or PLL unlocked.
37 SCO_EN input Serial clock output enable for SDO1 with internal pulldown; H = SDO1 is clock, L = SDO1 is data.
38 VEE power_in Ground connection, negative power supply.
39 VEE power_in Ground connection, negative power supply.
40 VEE power_in Ground connection, negative power supply.
41 VEE power_in Ground connection, negative power supply.
42 VEE power_in Ground connection, negative power supply.
43 LF1 passive Loop filter connection; connect 56 nF capacitor between LF1 and LF2 for PLL stabilization.
44 LF2 passive Loop filter connection; connect 56 nF capacitor between LF1 and LF2 for PLL stabilization.
45 RATE0 input Data rate select input with internal pulldown; selects data rate mode in conjunction with RATE1.
46 RATE1 input Data rate select input with internal pulldown; selects data rate mode in conjunction with RATE0.
47 SEL0 input Input channel select with internal pulldown; selects serial input channel in conjunction with SEL1.
48 SEL1 input Input channel select with internal pulldown; selects serial input channel in conjunction with SEL0.
49 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-48-EP(7x7)
Category Interface
Pins 49

CAD (KiCad official)

  • Symbol: LMH0376SQX
  • Footprint: Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.15x5.15mm
  • 3D model: WQFN-48-EP(7x7) (KiCad packages3D, STEP)
  • 3D model files: lmh0376sqx-etched.step / lmh0376sqx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lmh0376sqx.step / lmh0376sqx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 dd5932d29bb5ff31, retrieved 2026-09-21, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF