Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LMBZ5242BLT1G

LRC · Zener Diodes · SOT-23

LMBZ5242BLT1G from LRC, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Anode passive Anode terminal of the Zener diode; the datasheet pinout is 1-Anode, 2-No Connection, 3-Cathode.
2 NC unconnected No connection on this SOT-23 package, per the datasheet pinout 1-Anode, 2-NC, 3-Cathode.
3 Cathode passive Cathode terminal, indicated by the polarity band on the package; the device regulates at its nominal 12 V Zener voltage (11.40 V min, 12.60 V max at IZT 20 mA) for this MPN.

Key specifications

Parameter Value
Manufacturer LRC
Package SOT-23
Category Diodes
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Reverse Zener Voltage VZ 11.4 12 12.6 V @ IZT = 20 mA; pulse test at 25°C (Note 3) 3
Maximum Zener Impedance ZZT 30 Ω @ IZT = 20 mA 3
Maximum Zener Impedance ZZK 600 Ω @ IZK = 0.25 mA 3
Reverse Leakage Current IR 1 A @ VR = 9.1 V 3
Forward Voltage VF 0.9 V @ IF = 10 mA 3
Total Power Dissipation on FR-5 Board (Note 1) PD 225 mW @ TA = 25°C; FR-5 = 1.0 X 0.75 X 0.62 in. 1
Derating above 25°C, FR-5 Board PD 1.8 mW/°C Derated above TA = 25°C; FR-5 board 1
Total Power Dissipation on Alumina Substrate (Note 2) PD 300 mW @ TA = 25°C; Alumina = 0.4 X 0.3 X 0.024 in., 99.5% alumina 1
Derating above 25°C, Alumina Substrate PD 2.4 mW/°C Derated above TA = 25°C; alumina substrate 1
Thermal Resistance Junction-to-Ambient, FR-5 Board RJA 556 °C/W FR-5 board (Note 1) 1
Thermal Resistance Junction-to-Ambient, Alumina Substrate RJA 417 °C/W Alumina substrate (Note 2) 1
Junction and Storage Temperature Range TJ, Tstg -65 150 °C 1

CAD (KiCad official)

  • Symbol: LMBZ5242BLT1G
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: lmbz5242blt1g-etched.step / lmbz5242blt1g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lmbz5242blt1g.step / lmbz5242blt1g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: LRC datasheet (6 pp, sha256 2c2e315ad416a912, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF