component
LMBTA92LT1G
Public Made by Adomby adom
LRC Bipolar (BJT), SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
LMBTA92LT1G
LRC · Bipolar (BJT) · SOT-23
LMBTA92LT1G from LRC, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BASE | passive | Base terminal of the PNP high-voltage transistor; the datasheet gives V(BR)EBO and V_EBO of -5.0 Vdc and a test point of V_BE(sat) -0.9 Vdc at I_C = -20 mA with I_B = -2.0 mA. |
| 2 | EMITTER | passive | Emitter terminal of the PNP transistor; the emitter-base voltage is limited to -5.0 Vdc (V_EBO), and the emitter-base breakdown voltage V(BR)EBO is -5.0 Vdc minimum. |
| 3 | COLLECTOR | passive | Collector terminal of the PNP transistor; rated V_CEO of -300 Vdc for LMBTA92 and -200 Vdc for LMBTA93, with continuous collector current limited to -500 mAdc. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | LRC |
| Package | SOT-23 |
| Category | Transistors/Thyristors |
| Pins | 3 |
CAD (KiCad official)
- Symbol:
LMBTA92LT1G - Footprint:
Package_TO_SOT_SMD:SOT-23 - 3D model: SOT-23 (KiCad packages3D, STEP)
- 3D model files:
lmbta92lt1g-etched.step/lmbta92lt1g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lmbta92lt1g.step/lmbta92lt1g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: LRC datasheet (4 pp, sha256
9ff04a2bbdd2888d, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# LMBTA92LT1G
**LRC** · Bipolar (BJT) · SOT-23
LMBTA92LT1G from LRC, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BASE | passive | Base terminal of the PNP high-voltage transistor; the datasheet gives V(BR)EBO and V_EBO of -5.0 Vdc and a test point of V_BE(sat) -0.9 Vdc at I_C = -20 mA with I_B = -2.0 mA. |
| 2 | EMITTER | passive | Emitter terminal of the PNP transistor; the emitter-base voltage is limited to -5.0 Vdc (V_EBO), and the emitter-base breakdown voltage V(BR)EBO is -5.0 Vdc minimum. |
| 3 | COLLECTOR | passive | Collector terminal of the PNP transistor; rated V_CEO of -300 Vdc for LMBTA92 and -200 Vdc for LMBTA93, with continuous collector current limited to -500 mAdc. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | LRC |
| Package | SOT-23 |
| Category | Transistors/Thyristors |
| Pins | 3 |
## CAD (KiCad official)
- Symbol: `LMBTA92LT1G`
- Footprint: `Package_TO_SOT_SMD:SOT-23`
- 3D model: SOT-23 (KiCad packages3D, STEP)
- 3D model files: `lmbta92lt1g-etched.step` / `lmbta92lt1g-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `lmbta92lt1g.step` / `lmbta92lt1g.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [LRC datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586176166750904320) (4 pp, sha256 `9ff04a2bbdd2888d`, retrieved 2026-10-09, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/lmbta92lt1g-datasheet.pdf)