Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LMBTA64LT1G

LRC · Bipolar (BJT) · SOT-23

LMBTA64LT1G from LRC, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BASE input Base terminal of the PNP Darlington; the datasheet gives no separate base pin limit, and the absolute maximum emitter-base voltage is VEBO -10 Vdc.
2 EMITTER passive Emitter terminal of the PNP Darlington; the emitter-base voltage rating is VEBO -10 Vdc and the continuous collector current rating is IC -500 mAdc.
3 COLLECTOR passive Collector terminal of the PNP Darlington; rated at VCBO -30 Vdc, VCES -30 Vdc and continuous collector current IC -500 mAdc.

Key specifications

Parameter Value
Manufacturer LRC
Package SOT-23
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Collector–Emitter Voltage VCES -30 Vdc 1
Collector–Base Voltage VCBO -30 Vdc 1
Emitter–Base Voltage VEBO -10 Vdc 1
Collector Current – Continuous IC -500 mAdc 1
Junction and Storage Temperature TJ, Tstg -55 150 °C 1
Total Device Dissipation, FR-5 Board PD 225 mW FR-5 Board (1), TA = 25°C 1
Thermal Resistance, Junction to Ambient, FR-5 Board RθJA 556 °C/W FR-5 Board (1) 1
Total Device Dissipation, Alumina Substrate PD 300 mW Alumina Substrate (2), TA = 25°C 1
Thermal Resistance, Junction to Ambient, Alumina Substrate RθJA 417 °C/W Alumina Substrate (2) 1
Collector–Emitter Breakdown Voltage V(BR)CEO -30 Vdc IC = –100 µAdc 1
Collector Cutoff Current ICBO -100 nAdc VCB = –30 Vdc 1
Emitter Cutoff Current IEBO -100 nAdc VEB = –10 Vdc 1
DC Current Gain (LMBTA64LT1G) hFE 10000 IC = –10 mAdc, VCE = –5.0 Vdc 1
DC Current Gain (LMBTA64LT1G) hFE 20000 IC = –100 mAdc, VCE = –5.0 Vdc 1
Collector–Emitter Saturation Voltage VCE(sat) -1.5 Vdc IC = –100 mAdc, IB = –0.1 mAdc 1
Base–Emitter On Voltage VBE(on) -2 Vdc IC = –100 mAdc, VCE = –5.0 Vdc 1
Current–Gain – Bandwidth Product fT 125 MHz IC = –10 mAdc, VCE = –5.0 Vdc, f = 100 MHz 1

CAD (KiCad official)

  • Symbol: LMBTA64LT1G
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: lmbta64lt1g-etched.step / lmbta64lt1g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lmbta64lt1g.step / lmbta64lt1g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: LRC datasheet (3 pp, sha256 894b3bcb5165ddb6, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF