main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers lm9076qbmax-5-0: viewers · Ray 1mo ago
lm9076qbmax-5-0-etched.glb lm9076qbmax-5-0: factory component page (tier=lcsc) · Ray 1mo ago
lm9076qbmax-5-0-etched.step lm9076qbmax-5-0: factory component page (tier=lcsc) · Ray 1mo ago
lm9076qbmax-5-0-hero.glb lm9076qbmax-5-0: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
lm9076qbmax-5-0-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
lm9076qbmax-5-0.glb Publish 0.1.0 · Ray 1mo ago
lm9076qbmax-5-0.kicad_mod Publish 0.1.0 · Ray 1mo ago
lm9076qbmax-5-0.kicad_sym Publish 0.1.0 · Ray 1mo ago
lm9076qbmax-5-0.lbr Publish 0.1.0 · Ray 1mo ago
lm9076qbmax-5-0.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json Set visibility: public · Ray 1mo ago
README.md Publish 0.1.0 · Ray 1mo ago

LM9076QBMAX-5.0

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8

LM9076QBMAX-5.0 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 /RESET output Active-low open-collector delayed reset output that needs an external pull-up resistor of 10 kΩ to 200 kΩ and goes low when VOUT falls below about 89% of nominal; absolute maximum -0.3V to 20V.
2 CDELAY passive Connection for the external delay capacitor charged at a typical 0.42 µA that sets the reset delay (tDELAY = VOUT × CDELAY / IDELAY); absolute maximum -0.3V to VOUT +0.3V.
3 SHUTDOWN input On/off control input: pulling it high (above 2V max threshold) turns the output off, and low or open turns it on; operating range 0V to 40V.
4 GROUND power_in Ground reference for the regulator, with the input, output and delay capacitors returned to it.
5 VIN power_in Unregulated supply input with an operating range of 5.35V to 40V, an absolute maximum of -15V to +55V, and a 0.1 µF ceramic capacitor required close to the pin.
6 N/C unconnected No internal connection.
7 N/C unconnected No internal connection.
8 VOUT power_out Regulated 5.0V output (±3% over load and temperature) delivering up to 150 mA, requiring at least 10 µF output capacitance with 0.5Ω to 4.0Ω ESR.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: LM9076QBMAX-5.0
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: lm9076qbmax-5-0-etched.step / lm9076qbmax-5-0-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm9076qbmax-5-0.step / lm9076qbmax-5-0.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (23 pp, sha256 1b9398a17789806e, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF