component

LM567N

Public Made by Adom

by adom

HGSEMI Signal Switches, Multiplexers, Decoders, DIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiclm567nfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers lm567n: viewers · Ray 5d ago
lm567n-etched.glb Publish 0.1.0 · Ray 5d ago
lm567n-etched.step lm567n: factory component page (tier=lcsc) · Ray 5d ago
lm567n-hero.glb lm567n: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
lm567n-hero.overlay.json Publish 0.1.0 · Ray 5d ago
lm567n.glb Publish 0.1.0 · Ray 5d ago
lm567n.kicad_mod Publish 0.1.0 · Ray 5d ago
lm567n.kicad_sym Publish 0.1.0 · Ray 5d ago
lm567n.lbr Publish 0.1.0 · Ray 5d ago
lm567n.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

LM567N

HGSEMI · Signal Switches, Multiplexers, Decoders · DIP-8

LM567N from HGSEMI, in a DIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTPUT FILTER passive Output filter pin where a capacitor (C3 = 0.02 µF in the AC test circuit) to ground sets the output delay.
2 LOOP FILTER passive Loop filter pin where capacitor C2 (0.005 µF in the AC test circuit) to ground sets the detection bandwidth.
3 INPUT input Signal input with 15 to 20 kΩ typical input resistance; absolute maximum is −10 V and V4 + 0.5 V, and input should be ≤ 200 mV rms for the bandwidth formula.
4 V+ power_in Positive supply with 4.75 to 9.0 V operating range (5.0 V typical), 9 V absolute maximum, bypassed with 1 µF to ground in the test circuit.
5 TIMING RESISTOR passive VCO timing resistor pin, connected to R1 which together with C1 sets the center frequency fo ≈ 1/(1.1·R1·C1).
6 TIMING CAPACITOR passive VCO timing capacitor pin, connected to C1 which together with R1 sets the center frequency fo ≈ 1/(1.1·R1·C1).
7 GND power_in Ground pin.
8 OUTPUT output Open-collector output that sinks up to 100 mA to ground when an in-band tone is detected, with absolute maximum voltage of 15 V.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package DIP-8
Category Logic
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Power Supply Voltage Range V+ 4.75 5 9 V 3
Power Supply Current Quiescent IQ 6 8 mA RL = 20k 3
Power Supply Current Activated 11 13 mA RL = 20k 3
Input Resistance 18 20 kΩ 3
Smallest Detectable Input Voltage 20 25 mVrms IL = 100 mA, fi = fo 3
Largest No Output Input Voltage 10 15 mVrms IC = 100 mA, fi = fo 3
Largest Detection Bandwidth 12 14 16 % of fo 3
Highest Center Frequency 100 500 kHz 3
Largest Detection Bandwidth Variation with Temperature -0.1 0.1 %/°C 3
Largest Detection Bandwidth Variation with Supply Voltage -2 2 %V 4.75-6.75V 3
Center Frequency Stability -60 35 60 ppm/°C 4.75-5.75V, 0 < TA < 70°C 3
Center Frequency Stability -140 35 140 ppm/°C 4.75-5.75V, −55 < TA < +125°C 3
Output Leakage Current 0.01 25 µA V8 = 15V 3
Output Saturation Voltage VSAT 0.2 0.4 V ei = 25 mV, I8 = 30 mA 3
Output Saturation Voltage VSAT 0.6 1 V ei = 25 mV, I8 = 100 mA 3
Largest Detection Bandwidth Skew 1 2 % of fo 3
Center Frequency Shift with Supply Voltage 0.5 %/V 4.75V-6.75V 3
Center Frequency Shift with Supply Voltage 1 %/V 4.75V-9V 3
Largest Simultaneous Outband Signal to Inband Signal Ratio 6 dB 3
Minimum Input Signal to Wideband Noise Ratio -6 dB Bn = 140 kHz 3
Output Fall Time 30 ns 3
Output Rise Time 150 ns 3
V8 V8 15 V 2
V3 V3 -10 V 2
V3 relative to V4 0.5 V 2
Power Dissipation PD 1100 mW 2
Storage Temperature Range TSTG -65 150 °C 2
Operating Temperature Range TA 0 70 °C 2
Lead Temperature 260 °C Soldering, 10 seconds 2
Maximum Junction Temperature TJ 150 °C 2
Thermal Resistance Junction to Ambient (DIP) θJA 110 °C/W DIP, junction to ambient 2

CAD (KiCad official)

  • Symbol: LM567N
  • Footprint: Package_DIP:DIP-8_W7.62mm
  • 3D model: DIP-8 (KiCad packages3D, STEP)
  • 3D model files: lm567n-etched.step / lm567n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm567n.step / lm567n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (12 pp, sha256 47a007a297187f96, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF